

### OVERVIEW

The 5410 series are VCXO module ICs supported 20MHz to 62MHz fundamental oscillation. They employ a recently developed varicap diode fabrication process at fixation communication usage that provides a low phase noise characteristic and a wide frequency pulling range without any external components. The 5410 series are ideal for wide pulling range, low phase noise, VCXO modules.

### FEATURES

- VCXO with recently developed varicap diode built-in
- Wide frequency pulling range
  - $\pm 150\text{ppm}@A1$  version,  $VC=1.65\pm 1.65\text{V}$ ,  $f=40\text{MHz}$   
(Crystal unit:  $\gamma=330$ ,  $C0=1.3\text{pF}$ )
  - $\pm 140\text{ppm}@B1$  version,  $VC=1.65\pm 1.65\text{V}$ ,  $f=61.44\text{MHz}$   
(Crystal unit:  $\gamma=350$ ,  $C0=3.2\text{pF}$ )
- Oscillation frequency range (for fundamental oscillation):
  - 20 to 40MHz (A1~A5 version)
  - 40 to 62MHz (B1~B3 version)
- Low phase noise:  $-135\text{dBc/Hz}@A1$  version, 1kHz Offset,  $f=40\text{MHz}$ 
  - $-160\text{dBc/Hz}@A1$  version, 10MHz Offset,  $f=40\text{MHz}$   
(Crystal unit:  $\gamma=330$ ,  $C0=1.3\text{pF}$ )
  - $-126\text{dBc/Hz}@B1$  version, 1kHz Offset,  $f=61.44\text{MHz}$
  - $-160\text{dBc/Hz}@B1$  version, 10MHz Offset,  $f=61.44\text{MHz}$   
(Crystal unit:  $\gamma=350$ ,  $C0=3.2\text{pF}$ )
- Operating supply voltage range: 2.97 to 3.63V
- Operating current consumption
  - 1.6mA@A1 version,  $f=40\text{MHz}$ , Q pin no load
  - 2.7mA@B1 version,  $f=61.44\text{MHz}$ , Q pin no load
- Frequency divider built-in
  - Selectable by version:  $f_{\text{osc}}$ ,  $f_{\text{osc}}/2$ ,  $f_{\text{osc}}/4$ ,  $f_{\text{osc}}/8$ ,  $f_{\text{osc}}/16$
- CMOS output
- Output drive capability: 2.8mA
- 40 to 105°C operating temperature range
- Standby function
  - High impedance in standby mode, oscillator stops
- CMOS output duty level ( $1/2V_{\text{DD}}$ )
- 50±5% output duty
- Wafer form (WF5410xx)
- Chip form (CF5410xx)

### APPLICATIONS

Miniature VCXO modules for fixation communication

### SERIES CONFIGURATION

Operating supply voltage range [V]	Recommended operating frequency range*1 [MHz]	Output frequency and version name				
		$f_{\text{osc}}$	$f_{\text{osc}}/2$	$f_{\text{osc}}/4$	$f_{\text{osc}}/8$	$f_{\text{osc}}/16$
2.97 to 3.63	20 to 40	5410A1	5410A2	5410A3	5410A4	5410A5
	40 to 62	5410B1	5410B2	5410B3	-	-


\*1. The recommended oscillation frequency is a yardstick value derived from the resonator used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to resonator characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

### ORDERING INFORMATION

Device	Package	Version name
WF5410xx-4	Wafer form	<div>WF5410□□-4</div> <div>           Form WF: Wafer form            CF: Chip (Die) form         </div> <div>           Frequency divider function            Oscillation frequency range         </div> <div>           A: 20 to 40MHz            B: 40 to 62MHz         </div>
CF5410xx-4	Chip form	

## PAD LAYOUT


(Unit:  $\mu\text{m}$ )



## PIN DESCRIPTION and PAD COORDINATE

No.	Pin	I/O	Description	PAD coordinate [ $\mu\text{m}$ ]	
				X	Y
1	XTN	O	Crystal connection pins.	-189.0	-295.0
2	XT	I	Crystal is connected between XT and XTN.	59.4	-295.0
3	VC	I	Oscillation frequency control voltage input pin (positive polarity) (frequency increase with increasing voltage)	315.0	-244.6
4	INHN	I	Input pin controlled output state (oscillator stops when LOW), power-saving pull-up resistor built-in	315.0	34.2
5	VSS	-	(-) ground	315.0	280.2
6	Q	O	Output one of $f_{\text{osc}}$ , $f_{\text{osc}}/2$ , $f_{\text{osc}}/4$ , $f_{\text{osc}}/8$ , $f_{\text{osc}}/16$	-315.0	280.2
7	VDD	-	(+) supply voltage	-315.0	34.2

## BLOCK DIAGRAM



## SPECIFICATIONS

### Absolute Maximum Ratings

 $V_{SS}=0V$ 

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range <sup>*1</sup>	$V_{DD}$	Between VDD and VSS	-0.3 to +5.0	V
Input voltage range <sup>*1*2</sup>	$V_{IN}$	Input pins	-0.3 to $V_{DD}+0.3$	V
Output voltage range <sup>*1*2</sup>	$V_{OUT}$	Output pins	-0.3 to $V_{DD}+0.3$	V
Junction temperature <sup>*3</sup>	$T_j$		+125	°C
Storage temperature range <sup>*4</sup>	$T_{STG}$	Wafer form, Chip form	-65 to +125	°C
Output current <sup>*3</sup>	$I_{OUT}$	Q pin	$T_a = -40 \sim +85^{\circ}C$	mA
			$T_a = -40 \sim +105^{\circ}C$	

\*1. This parameter rating is the values that must never exceed even for a moment. This product may suffer breakdown if this parameter rating is exceeded.

Operation and characteristics are guaranteed only when the product is operated at recommended operating conditions.

\*2.  $V_{DD}$  is a  $V_{DD}$  value of recommended operating conditions.

\*3. Do not exceed the absolute maximum ratings. If they are exceeded, a characteristic and reliability will be degraded.

\*4. When stored in nitrogen or vacuum atmosphere applied to IC itself only (excluding packaging materials).

### Recommended Operating Conditions

 $V_{SS}=0V$ 

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
Oscillation frequency range <sup>*1</sup>	$f_{OSC}$	5410A1~5410A5 version	20		40	MHz
		5410B1~5410B3 version	40		62	
Output frequency range	$f_{OUT}$	5410A1~5410A5 version	1.25		40	MHz
		5410B1~5410B3 version	10		62	
Operating supply voltage	$V_{DD}$	Between VDD and VSS <sup>*2</sup>	2.97		3.63	V
Input voltage	$V_{IN}$	VC pin, INHN pin	$V_{SS}$		$V_{DD}$	V
Operating temperature	$T_a$		-40		+105	°C
Output load	$C_L$	Q pin			15	pF

\*1. The oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*2. Mount a ceramic chip capacitor that is larger than 0.01 $\mu$ F proximal to IC (within approximately 3mm) between VDD and VSS in order to obtain stable operation of 5410 series. In addition, the wiring pattern between IC and capacitor should be as wide as possible.

Note. Since it may influence the reliability if it is used out of range of recommended operating conditions, this product should be used within this range.

# 5410 series

## Electrical Characteristics 5410A1~5410A5 version

$V_{DD}=2.97$  to  $3.63$  V,  $V_C=0.5V_{DD}$ ,  $V_{SS}=0$  V,  $T_a=-40$  to  $+105^{\circ}\text{C}$  unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
Current consumption	$I_{DD}$	5410A1( $f_{OSC}$ ), measurement 1, no load, INHN="OPEN", $V_{DD}=3.3$ V, $f_{OSC}=40$ MHz, $f_{OUT}=40$ MHz		1.6	3.0	mA
		5410A2( $f_{OSC}/2$ ), measurement 1, no load, INHN="OPEN", $V_{DD}=3.3$ V, $f_{OSC}=40$ MHz, $f_{OUT}=20$ MHz		1.2	1.8	mA
		5410A3( $f_{OSC}/4$ ), measurement 1, no load, INHN="OPEN", $V_{DD}=3.3$ V, $f_{OSC}=40$ MHz, $f_{OUT}=10$ MHz		1.1	1.6	mA
		5410A4( $f_{OSC}/8$ ), measurement 1, no load, INHN="OPEN", $V_{DD}=3.3$ V, $f_{OSC}=40$ MHz, $f_{OUT}=5$ MHz		1.0	1.5	mA
		5410A5( $f_{OSC}/16$ ), measurement 1, no load, INHN="OPEN", $V_{DD}=3.3$ V, $f_{OSC}=40$ MHz, $f_{OUT}=2.5$ MHz		0.9	1.4	mA
Standby current	$I_{STB}$	measurement 1, INHN="Low"	$T_a = -40 \sim +85^{\circ}\text{C}$		10	$\mu\text{A}$
			$T_a = -40 \sim +105^{\circ}\text{C}$		100	
HIGH-level output voltage	$V_{OH}$	measurement 2, Q pin, $I_{OH}=-2.8$ mA	$V_{DD}-0.4$			V
LOW-level output voltage	$V_{OL}$	measurement 2, Q pin, $I_{OL}=2.8$ mA			0.4	V
HIGH-level input voltage	$V_{IH}$	measurement 3, INHN pin	$0.7V_{DD}$			V
LOW-level input voltage	$V_{IL}$	measurement 3, INHN pin			$0.3V_{DD}$	V
Output leakage current	$I_Z$	measurement 4, Q pin, $T_a=25^{\circ}\text{C}$ , INHN="Low"	-1		1	$\mu\text{A}$
Pull-up resistance	$R_{PU1}$	measurement 5, INHN pin, $V_{INHN}=0$ V	1	3.5	9	M $\Omega$
	$R_{PU2}$	measurement 5, INHN pin, $V_{INHN}=0.7V_{DD}$	23	47	71	k $\Omega$
Oscillator block built-in resistance	$R_{VC1}$	measurement 6, between XT and VC	A1 version	210	420	630
			A2, A3, A4, A5 version	397	793	1190
	$R_{VC2}$	measurement 6, between XTN and VC	116	233	350	k $\Omega$
Oscillator block built-in capacitance	$C_{VC1}$	Design value (a monitor pattern on a wafer is tested), Excluding parasitic capacitance.	$V_C=0.3$ V	5.1	5.6	6.2
			$V_C=1.65$ V	2.5	3.1	3.6
			$V_C=3.0$ V	1.2	1.5	1.8
	$C_{VC2}$	Design value (a monitor pattern on a wafer is tested), Excluding parasitic capacitance.	$V_C=0.3$ V	7.6	8.4	9.3
			$V_C=1.65$ V	3.8	4.7	5.4
			$V_C=3.0$ V	1.7	2.3	2.8
Input leakage resistance	$R_{VIN}$	measurement 7, VC pin, $T_a=25^{\circ}\text{C}$	10			M $\Omega$
Maximum modulation frequency	$F_M$	measurement 10, -3dB frequency, $T_a=25^{\circ}\text{C}$ $V_{DD}=3.3$ V, $V_C=1.65 \pm 1.65$ V crystal=40MHz (R1=42 $\Omega$ , C0=1.3pF)	15	25		kHz

# 5410 series

## 5410B1~5410B3 version

$V_{DD}=2.97$  to  $3.63V$ ,  $V_C=0.5V_{DD}$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+105^{\circ}C$  unless otherwise noted.

Parameter	Symbol	Condition		Rating			Unit
				MIN	TYP	MAX	
Current consumption	I <sub>DD</sub>	5410B1(f <sub>OSC</sub> ), measurement 1, no load, INHN="OPEN", V <sub>DD</sub> =3.3V, f <sub>OSC</sub> =61.44MHz, f <sub>OUT</sub> =61.44MHz			2.7	5.0	mA
		5410B2(f <sub>OSC</sub> /2), measurement 1, no load, INHN="OPEN", V <sub>DD</sub> =3.3V, f <sub>OSC</sub> =61.44MHz, f <sub>OUT</sub> =30.72MHz			2.0	3.2	mA
		5410B3(f <sub>OSC</sub> /4), measurement 1, no load, INHN="OPEN", V <sub>DD</sub> =3.3V, f <sub>OSC</sub> =61.44MHz, f <sub>OUT</sub> =15.36MHz			1.6	2.6	mA
Standby current	I <sub>STB</sub>	measurement 1, INHN="Low"	T <sub>a</sub> = -40~+85°C			10	μA
			T <sub>a</sub> = -40~+105°C			100	
HIGH-level output voltage	V <sub>OH</sub>	measurement 2, Q pin, I <sub>OH</sub> =-2.8mA		V <sub>DD</sub> -0.4			V
LOW-level output voltage	V <sub>OL</sub>	measurement 2, Q pin, I <sub>OL</sub> =2.8mA				0.4	V
HIGH-level input voltage	V <sub>IH</sub>	measurement 3, INHN pin		0.7V <sub>DD</sub>			V
LOW-level input voltage	V <sub>IL</sub>	measurement 3, INHN pin				0.3V <sub>DD</sub>	V
Output leakage current	I <sub>Z</sub>	measurement 4, Q pin, T <sub>a</sub> =25°C , INHN="Low"		-1		1	μA
Pull-up resistance	R <sub>PU1</sub>	measurement 5, INHN pin, V <sub>INHN</sub> =0V		1	3.5	9	MΩ
	R <sub>PU2</sub>	measurement 5, INHN pin, V <sub>INHN</sub> =0.7V <sub>DD</sub>		23	47	71	kΩ
Oscillator block built-in resistance	R <sub>VC1</sub>	measurement 6, between XT and VC	B1 version	210	420	630	kΩ
			B2, B3 version	303	606	909	
	R <sub>VC2</sub>	measurement 6, between XTN and VC		116	233	350	
Oscillator block built-in capacitance	C <sub>VC1</sub>	Design value (a monitor pattern on a wafer is tested), Excluding parasitic capacitance.	V <sub>C</sub> =0.3V	5.1	5.6	6.2	pF
			V <sub>C</sub> =1.65V	2.5	3.1	3.6	
			V <sub>C</sub> =3.0V	1.2	1.5	1.8	
	C <sub>VC2</sub>	Design value (a monitor pattern on a wafer is tested), Excluding parasitic capacitance.	V <sub>C</sub> =0.3V	5.1	5.6	6.2	pF
			V <sub>C</sub> =1.65V	2.5	3.1	3.6	
			V <sub>C</sub> =3.0V	1.2	1.5	1.8	
Input leakage resistance	R <sub>VIN</sub>	measurement 7, VC pin, T <sub>a</sub> =25°C		10			MΩ
Maximum modulation frequency	F <sub>M</sub>	measurement 10, -3dB frequency, T <sub>a</sub> =25°C V <sub>DD</sub> =3.3V, V <sub>C</sub> =1.65V±1.65V crystal=61.44MHz (R1=20Ω, C0=3.2pF)		15	25		kHz

## 5410 series

### Switching Characteristics 5410A1~5410A5 version

$V_{DD} = 2.97$  to  $3.63V$ ,  $V_C = 0.5V_{DD}$ ,  $V_{SS} = 0V$ ,  $T_a = -40$  to  $+105^\circ C$  unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
AC HIGH-level output voltage	$V_{TOP}$	measurement 8, $C_L = 15pF$	$0.9V_{DD}$			V
AC LOW-level output voltage	$V_{BASE}$	measurement 8, $C_L = 15pF$			$0.1V_{DD}$	V
Q pin Output rise time	$t_r$	measurement 8, $C_L = 15pF$ $0.1V_{DD} \rightarrow 0.9V_{DD}$	$T_a = -40 \sim +85^\circ C$	2.8	6.0	ns
			$T_a = -40 \sim +105^\circ C$		6.5	
Q pin Output fall time	$t_f$	measurement 8, $C_L = 15pF$ $0.9V_{DD} \rightarrow 0.1V_{DD}$	$T_a = -40 \sim +85^\circ C$	3.0	6.0	ns
			$T_a = -40 \sim +105^\circ C$		6.5	
Q pin Output duty cycle	DUTY	measurement 8, $V_{DD} = 3.3V$ $C_L = 15pF$ , $T_a = 25^\circ C$ ,	45	50	55	%
Q pin Output enable time	$t_{OE}$	measurement 9, $T_a = 25^\circ C$ , $C_L = 15pF$			2	ms
Q pin Output disable delay time	$t_{OD}$	measurement 9, $T_a = 25^\circ C$ , $C_L = 15pF$			200	ns

Note. The ratings are measured by using the NPC standard crystal and jig. They may vary due to crystal characteristics, so they must be carefully evaluated.

### 5410B1~5410B3 version

$V_{DD} = 2.97$  to  $3.63V$ ,  $V_C = 0.5V_{DD}$ ,  $V_{SS} = 0V$ ,  $T_a = -40$  to  $+105^\circ C$  unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			MIN	TYP	MAX	
AC HIGH-level output voltage	$V_{TOP}$	measurement 8, $C_L = 15pF$	$0.9V_{DD}$			V
AC LOW-level output voltage	$V_{BASE}$	measurement 8, $C_L = 15pF$			$0.1V_{DD}$	V
Q pin Output rise time	$t_r$	measurement 8, $C_L = 15pF$ $0.1V_{DD} \rightarrow 0.9V_{DD}$	$T_a = -40 \sim +85^\circ C$	2.2	5.0	ns
			$T_a = -40 \sim +105^\circ C$		5.5	
Q pin Output fall time	$t_f$	measurement 8, $C_L = 15pF$ $0.9V_{DD} \rightarrow 0.1V_{DD}$	$T_a = -40 \sim +85^\circ C$	2.4	5.0	ns
			$T_a = -40 \sim +105^\circ C$		5.5	
Q pin Output duty cycle	DUTY	measurement 8, $V_{DD} = 3.3V$ $C_L = 15pF$ , $T_a = 25^\circ C$ ,	45	50	55	%
Q pin Output enable time	$t_{OE}$	measurement 9, $T_a = 25^\circ C$ , $C_L = 15pF$			2	ms
Q pin Output disable delay time	$t_{OD}$	measurement 9, $T_a = 25^\circ C$ , $C_L = 15pF$			200	ns

Note. The ratings are measured by using the NPC standard crystal and jig. They may vary due to crystal characteristics, so they must be carefully evaluated.

## Switching Time Measurement Waveform





Figure 1. Output switching waveform



When INHN goes HIGH to LOW, the Q output becomes high impedance.

When INHN goes LOW to HIGH, the Q output goes LOW once and then becomes normal output operation after having detected oscillation signals.

Figure 2. Switching waveform controlled output state

## FUNCTIONAL DESCRIPTION

### INH N Function

Q output is stopped and becomes high impedance.

### Power Saving Pull-up Resistor

The INHN pin pull-up resistance changes its value to  $R_{PU1}$  or  $R_{PU2}$  in response to the input level (HIGH or LOW).

When INHN is tied to LOW level, the pull-up resistance becomes large ( $R_{PU1}$ ), thus reducing the current consumed by the resistance.

When INHN is left open circuit or tied to HIGH level, the pull-up resistance becomes small ( $R_{PU2}$ ), thus internal circuit of INHN becomes HIGH level.

Consequently, the IC is less susceptible to the effects of noise, helping to avoid problems such as the output stopping suddenly.

### Boot function

It becomes easy to start oscillation by making XT pin potential to  $V_{DD}$  level when oscillation starts up. A current flows into VC pin when the voltage below a  $V_{DD}$  level is being applied to VC pin. A boot function is canceled after an oscillation start.

### Oscillation Start-up Detector Function


The 5410 series have an oscillation detection circuit. The oscillation detection circuit disables the output until crystal oscillation becomes stable when oscillation circuit starts up. This function avoids the abnormal oscillation in the initial power up and in a reactivation by INHN.



## MEASUREMENT CIRCUITS

### MEASUREMENT CIRCUIT 1


Measurement Parameter:  $I_{DD}$ ,  $I_{STB}$









Parameter	SW1
$I_{DD}$	OFF
$I_{STB}$	ON



### MEASUREMENT CIRCUIT 2

Measurement Parameter:  $V_{OH}$ ,  $V_{OL}$



**MEASUREMENT CIRCUIT 3**Measurement Parameter:  $V_{IH}$ ,  $V_{IL}$ **MEASUREMENT CIRCUIT 4**Measurement Parameter:  $I_Z$ **MEASUREMENT CIRCUIT 5**Measurement Parameter:  $R_{PU1}$ ,  $R_{PU2}$ 

**MEASUREMENT CIRCUIT 6**Measurement Parameter:  $R_{VC1}$ ,  $R_{VC2}$ **MEASUREMENT CIRCUIT 7**Measurement Parameter:  $R_{VIN}$ **MEASUREMENT CIRCUIT 8**Measurement Parameter: DUTY,  $t_r$ ,  $t_f$ , Pulling Range,  $CL_{OSC}$ ,  $V_{TOP}$ ,  $T_{BASE}$ 

**MEASUREMENT CIRCUIT 9**Measurement Parameter:  $t_{OE}$ ,  $t_{OD}$ **MEASUREMENT CIRCUIT 10**Measurement Parameter:  $F_M$ 


## REFERENCE DATA

The following characteristics are measured using the crystal below. Note that the characteristics will vary with the crystal used.


Crystal used for measurement

Parameter	5410Ax	5410Bx
$f_s$ (MHz)	39.98946	61.40941
$C_0$ (pF)	1.3	3.2
$\gamma (=C_0/C_1)$	330	350


Crystal parameters



## Frequency Pulling Range






[5410Ax]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=40MHz$ ,  $V_C=1.65V$







[5410Bx]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=61.44MHz$ ,  $V_C=1.65V$

Refer to "MEASUREMENT CIRCUIT8" for measurement circuit diagram.




## Phase Noise

[5410A1]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=40MHz$ ,  $f_{OUT}=40MHz$ [5410A2]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=40MHz$ ,  $f_{OUT}=20MHz$ [5410A3]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=40MHz$ ,  $f_{OUT}=10MHz$

[5410B1]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=61.44MHz$ ,  $f_{OUT}=61.44MHz$ [5410B2]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=61.44MHz$ ,  $f_{OUT}=30.72MHz$ [5410B3]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=61.44MHz$ ,  $f_{OUT}=15.36MHz$ 

Measurement circuit diagram



## Negative Resistance

[5410Ax]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $C_0=0pF$ , boot[5410Bx]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ ,  $C_0=0pF$ , boot

Measurement circuit diagram

They were performed with Agilent 4396B using the NPC test jig.  
They may vary in a measurement jig, and measurement environment.



Equivalent Capacity ( $CL_{osc}$ ) of Oscillation Circuit

$CL_{osc}$ : Equivalent capacity of oscillation circuit requested from oscillation frequency

$$CL_{osc} = \frac{C1}{\left(\frac{f_{osc}}{fs}\right)^2 - 1} - C0$$


C1: Equivalent series capacity of crystal unit

C0: Equivalent parallel capacity of crystal unit


fs: Series resonating frequency of crystal unit

Refer to "MEASUREMENT CIRCUIT8" for measurement circuit diagram.


## Drive Level



[5410Ax]  $V_{DD}=3.3\text{V}$ ,  $T_a=25^\circ\text{C}$ ,  $f_{OSC}=40\text{MHz}$




[5410Bx]  $V_{DD}=3.3\text{V}$ ,  $T_a=25^\circ\text{C}$ ,  $f_{OSC}=61.44\text{MHz}$




Measurement circuit diagram


## Maximum Modulation Frequency




[5410A1]  $V_{DD}=3.3V$ ,  $T_a=25^{\circ}C$ ,  $f_{OSC}=40MHz$



[5410A2,A3]  $V_{DD}=3.3V$ ,  $T_a=25^{\circ}C$ ,  $f_{OSC}=40MHz$








[5410B1]  $V_{DD}=3.3V$ ,  $T_a=25^{\circ}C$ ,  $f_{OSC}=61.44MHz$



[5410B2,B3]  $V_{DD}=3.3V$ ,  $T_a=25^{\circ}C$ ,  $f_{OSC}=61.44MHz$

Refer to "MEASUREMENT CIRCUIT10" for measurement circuit diagram.



## AC Input Impedance (VC pin)

[5410A1]  $T_a=25^\circ\text{C}$ ,  $V_C=0\text{V}$ [5410A2, A3, A4, A5]  $T_a=25^\circ\text{C}$ ,  $V_C=0\text{V}$ [5410B1]  $T_a=25^\circ\text{C}$ ,  $V_C=0\text{V}$ [5410B2, B3]  $T_a=25^\circ\text{C}$ ,  $V_C=0\text{V}$ 

VC input signal: 1kHz to 100kHz, 0.1V<sub>p-p</sub>


Measurement circuit diagram

## Operating Current Consumption


[5410Ax]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ [5410Bx]  $V_{DD}=3.3V$ ,  $T_a=25^\circ C$ 

Refer to "MEASUREMENT CIRCUIT1" for measurement circuit diagram.


## Frequency Deviation by Voltage



[5410Ax] V<sub>DD</sub>=3.3V, T<sub>a</sub>=25°C, f<sub>OSC</sub>=40MHz




[5410Bx] V<sub>DD</sub>=3.3V, T<sub>a</sub>=25°C, f<sub>OSC</sub>=61.44MHz




Measurement circuit diagram

## Output Waveform



[5410A1]  $V_{DD}=3.3V$ ,  $V_C=1.65V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=40MHz$ ,  $C_L=15pF$



[5410B1]  $V_{DD}=3.3V$ ,  $V_C=1.65V$ ,  $T_a=25^\circ C$ ,  $f_{OSC}=61.44MHz$ ,  $C_L=15pF$

Refer to "MEASUREMENT CIRCUIT8" for measurement circuit diagram.

Measurement equipment: Oscilloscope Agilent DSO80604B

Please pay your attention to the following points at time of using the products shown in this document.

1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products.  
If you wish to use the Products in that apparatus, please contact our sales section in advance.  
In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

The logo for NPC (Nippon Precision Circuits) is displayed in a large, bold, black, sans-serif font.

**SEIKO NPC CORPORATION**

1-9-9, Hatchobori, Chuo-ku,  
Tokyo 104-0032, Japan  
Telephone: +81-3-5541-6501  
Facsimile: +81-3-5541-6510  
<http://www.npc.co.jp/>  
Email: [sales@npc.co.jp](mailto:sales@npc.co.jp)

ND12007-E-02 2013.05