CMOS 4-Bit Microcontroller

TMP47C620DF, TMP47C820DF

The 47C620/820 are high speed and high performance 4-bit single chip microcomputers based on the TLCS-470 series with a LCD driver and high speed timer / counters.

Part No.	ROM	RAM	Package	OTP Version	
TMP47C620DF	6144 × 8-bit	384 × 4-bit	D OFDOO 1430 0 00D	T. 45 475000 (5.5	
TMP47C820DF	8192 × 8-bit	512 × 4-bit	P-QFP80-1420-0.80B	TMP47P820VDF	

P-QFP80-1420-0.80B

Features

- ◆4-bit single chip microcomputer
- ◆Instruction execution time:

1.3 μ s (at 6 MHz), 244 μ s (at 32.8 kHz)

- ♦92 basic instructions
 - Table look-up instructions
 - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting: 15 levels max.
- ◆6 interrupt sources (External: 2, Internal: 4)

All sources have independent latches each, and multiple interrupt control is available.

- ◆I/O port (36 pins)
 - Input 2 ports 5 pins Output 2 ports 8 pins I/O 6 ports 23 pins
- ◆Interval Timer
- ◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode

◆Two 8-bit High speed Timer / Counters

Timer, event counter, frequency measurement, and pulse output mode

- ◆Watchdog Timer
- ◆Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability.
 - External / internal colck, leading / trailing edge, and 4/8-bit mode
- High current outputs

LED direct drive capability (typ.10 mA × 8 bits)

- **♦LCD** driver
 - LCD direct drive capability (max. 16-digit display at 1/4 duty LCD)
 - 1/4, 1/3 1/2 duties or static drive are programmably selectable.
- ◆Dual-clock operation

High-speed / Low-power consumption operating mode

♦ Hold function

Battery / Capacitor back-up

◆Real Time Emulator: BM47C820F0A

TMP47C620DF TMP47C820DF

TMP47P820VDF

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitied Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

Pin Assignment (Top View) P-QFP80-1420-0.80B 40 ← R43 SEG12 <--- □ Ш65 39 ← ► R42 (PULSE) SEG13 ← _____66 38 TTT → R41 (HT1) SEG14 ← □ □ □ 67 37 → R40 (HT2) SEG15 ← □ 36 → R92 (SCK) 35 R91 (SO) SEG17 ◄ 34 R90 (SI) SEG18-33 VDD SEG19 □□□ 32 → R83 SEG20 -31 ← R82 (INT1) SEG21 -30 ← R81 (T2) 29 → R80 (ĪNT2) 28 K03 SEG24← 26 K01 25 **★**K00 SEG27 ← 80 **Block Diagram** Segment drive output SEG31 to SEG0 Common drive output COM4 to COM1 Power Supply { VDD: VSS LCD drive LCD driver VLC. power supply ΚE FLAG Accumulator DMB HRLR Data Memory PC ALU czs (RAM) RAM address buffer LCD display data area Program Memory (ROM) Hold input HOLD Hold controller STACK SPW (sense input) (KEO) TC1 TC2 DC Data Table RESET Reset input System controller Interrupt controller Test pin System Clock Controller **Timing Generator** Interval Timer 12-bit 8-bit 8-bit Timer/ High speed Serial XIN Osc. High freq. Counter Timer/Counte connecting XOUT Decoder Interface Clock Generator (2ch) (2ch) Low freq. Watchdog Timer R7 P2 Р1 R8 R4 R9 R6 R5 K0 R73 (XTOUT) R83 R43 P23 P13 R53 K03 R63 R92 (SCK) R82 (INT1) R42 (PULSE) R72 (XTIN) to to R91 (SO) to to to R71 (WTO) R81 (T2) R41 (HT1) R60 K00 P20 P10, R90 (SI) R50 R70 R80 (INT2) R40 (HT2) I/O port Pulse output High speed Timer/Counter I/O port I/O port Input port I/O port High current I/O port (Serial port) (Osc. connecting pins) output port T/C input Interrupt input

Pin Function

Pin Name	Input / Output	Functions					
K03 to K00	Input	4-bit input port					
P13 to P10	Output	4-bit output port with latch.					
P23 to P20	Output	8-bit data are output by the 5-bit to 8-bit	data conversion instruction [OUTB @HL].				
R43	1/0	4-bit I/O port with latch.					
R42 (PULSE)	I/O (Output)	·	Pulse output (High speed T/C2)				
R41 (HT1)	1/0 (1	When used as input port or high speed Time/Counter, the latch must be set to	High speed Timer/Counter 1 input				
R40 (HT2)	I/O (Input)	"1" .	High speed Timer/Counter 2 input				
R53 to R50		4-bit I/O port with latch.					
R63 to R60	1/0	When used as input port, the latch must	be set to "1".				
R73 (XTOUT)	I/O (Output)	4-bit I/O port with latch.	Resonator connecting pins (low-frequency).				
R72 (XTIN)	I/O (Input)	4-bit i/O port with laten.	For inputting external clock, XIN is used				
 R71 (WTO)	I/O (Output)	When used as input port, watchdog	and XOUT is opened. Watchdog timer output				
R70	I/O	timer output, the latch must be set to "1".					
R83	1/0						
R82 (INT1)		4-bit I/O port with latch.	External interrupt 1 input				
	I/O (Input)	When used as input port, external interrupt input pin, or Timer/Counter	Timer/Counter 2 external input				
R81 (T2) R80 (INT2)	"O (mpat)	external input pin, the latch must be set to "1".	External interrupt 2 input				
	I/O (I/O)		Serial clock I/O				
R92 (SCK)		3-bit I/O port with latch.					
R91 (SO)	I/O (Output)	When used as input port, serial port the latch must be set to "1".	Serial data output				
R90 (SI)	I/O (Input)		Serial data input				
SEG31 to SEG0	Output	LCD Segment drive output					
COM4 to COM1		LCD Common drive output					
XIN	Input	Resonator connecting pins (high-frequer	ncy) .				
хоит	Output	For inputting external clock, XIN is used a	and XOUT is opened.				
RESET	Input	Reset signal input					
HOLD (KEO)	Input (Input)	Hold request/ release signal input	Sense input				
TEST	Input	Test pin for out-going test. Be opened or	r fixed to low level.				
VDD		+ 5 V					
VSS	Power supply	0 V (GND)					
VLC		LCD drive power supply					

Operational Description

Concerning the 47C620/820 the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C660/860, the technical data sheets for the 47C660/860 shall also be referred to.

1. System Configuration

◆ Internal CPU Function

They are the same as those of the 47C660/860.

- Peripheral Hardware Function
 - ① **I/O Port**
 - 2 Interval Timer
 - 3 Timer / Counters (TC1, TC2)
 - Watchdog Timer
 - **5** High speed Timer / Counter
 - 6 LCD Driver
 - Serial Interface

The description has been provide with priority on functions (①, ⑤ and ⑥) added to and changed from the 47C660/860.

2. Peripheral Hardware Function

2.1 I/O Ports

The 47C620/820 have 10 I/O ports (36 pins) each as follows.

① K0 ; 4-bit input ② P1, P2 ; 4-bit output

3 R4 ; 4-bit input / output (shared with high speed timer / counter input and pulse

output)

4 R5, R6; 4-bit input / output

© R7 ; 4-bit input / output (shared with the Low-frequency reasonator connecting pin

and the Watchdog timer output)

© R8 ; 4-bit input / output (shared with external interrupt and timer / counter input)

⑦ R9 ; 3-bit input / output (shared with serial port)

8 KE ; 1-bit sense input (shared with hold request / release signal input)

As the description has been provide with priority on ports (3 and 6) changed from the 47C660/860. Table 2-1 lists the port address assignments and the I/O instruction that can access the ports.

Port	Pod	Ţ			lnput/(Input/Output instructions	ions		
Address (**)	Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL,%p	OUT #k, %p	оптв @нг	SET %p, b CLR %p, b	TEST %p, b TESTP %p,b	SET @L CLR @L TEST @L
00 _H 01	K0 input port P1 output latch	P1 output port	00	10	10	10	10	00	
05	P2 output latch	P2 output port	0	0	0	(Note 2)	0	0	1
03	1	1	ı	ì	ı	I	ı	1	ı
8	R4 input port (HTC input)	R4 output port (PULSE OUTPUT)	0	0	0	I	0	0	0
9	R5 input port	R5 output port	0(0	0	I	0	0	0
9	R6 input port	R6 output port)	0	0	1)	_ o	0
02	R7 input port	R7 output port	0	0	0	ı	0	0	0
8	R8 input port	R8 output port	0	0	0	ı	0	0	ı
න	R9 input port	R9 output port	0	0	0	ı	0	0	ı
8			ı	i	ı	ı	1	1	ı
8	1		ı	1	1	ı	ı	ı	ı
g	HTC1 counter	HTC1 register	0	0	0	ı	ı	ı	ı
8	HTC2 counter	HTC2 register	0	0	0	1	ı	ı	1
Ë	SIO, clock generator and Hold		C					(
;	status (Note3))	ı	I	I	I)	I
OF.	Serial receive buffer	Serial transmit buffer	0	0	0	1	ı	ı	1
10H	Undefined	Hold operating mode control	1	0	ı	ı	1	ı	ı
Ξ	Undefined	ļ	1	1	1	ı	ı	ı	ı
12	Undefined		i	ı	ı	1	1	ı	ı
13	Undefined		1	ı	1	ı	ı	1	1
14	Undefined		ı	1	ı	1	ı	ı	ı
5	Undefined	Watchdog Timer control	1	0	ı	ı	ı	1	ı
9	Undefined	System clock control	I	0	ı	ı	ı	1	ı
17	Undefined	HTC1 control	ı	0	ı	ı	ı	ı	1
8 2	Undefined	HTC2 control	ı	0	ı	ı	ŀ	ı	1
19		Interval Timer interrupt control	ı	0	ı	ı	ı	ı	ı
4	Undefined	LCD driver control 1	ı	0	ı	ı	ı	ı	1
8	Undefined	LCD driver control 2	ı	0	ı	ı	I	ı	ı
ŭ	Undefined	Timer/Counter 1 control	J	0	ı	ı	ı	1	ı
₽	Undefined	Timer/Counter 2 control	ł	0	1	ı	ı	ı	ı
۳ :	Undefined	Serial interface control 1	ı	0	ı	ı	1	ı	ı
	Undetined	Serial interface control 2		2	1		Ī		

Note1. "——"means the reserved state. unavailable for the user programs. Note2. the 5-bit to 8-bit data conversion instruction foutb @hl], automatic access to ports p1 and p2. Note3. the status input of serial interface, clock generator, and $\overline{\text{HOLD}}(\overline{\text{KE0}})$ pin.

Table 2-1. Port Address Assignments and Available I/O Instructions

(1) Port R4 (R43-R40)

Port R4 is a 4-bit I/O port with output latch. The latch should be set to "1" for use as an input port. During reset, the latch is initialized to "1".

The R4 port is shared with the high speed Timer/Counter input pin and pulse output pin. The latches should be set to "1" when these pins are used for these functions. When used for normal I/O, the high speed Timer/Counter event counter mode, frequency measurement mode and pulse output mode should be disabled.

Port R4 (Port address OP04 / IP04)

3	2	1	0
R43	R42	R41	R40
	(PULSE)	(HT1)	(HT2)




Figure 2-1. port R4

(2) Port R5 (R53-R50)

Port R5 is a 4-bit general-purpose I/O port with output latch.

(3) R83 pin

Port R8 is shared with external interrupt input and Timer/Counter input. Timer/Counter 1 is connected to HTC1; therefore, there is no Timer/Counter 1 external input pin (TC1).

2.2 High Speed Timer/Counter (HTC1, HTC2)

The 47C620/820 have two 8-bit high speed timer/counters for counting times or events. The event counter mode, timer mode, frequency measurement mode, and pulse output mode can be selected for the high speed timer/counters (HTC1 and HTC2).

The HTC1 can also be operated in conjunction with TC1 as a 20-bit counter. HTC2 can also output pulses. External input pins HT1 and HT2 are shared with ports R41 and R40. Pulse output pin (PULSE) is shared with port R42, the corresponding R4 output latch should be set to "1" when used as external input pins and pulse output pin. R41 can be used as the normal input/output pin when HTC1 is used in the timer mode, and R40 can be used as the normal input/output pin when HTC2 is used in the pulse output mode.

2.2.1 Circuit configuration

The high speed timer/counter consists of 8-bit binary counter, preset register and clock source selector.




Figure 2.2. High Speed Timer/Counter 1





Figure 2.3. High Speed Timer/Counter 2

2.2.2 Control of High Speed Timer/Counter

The High Speed Timer/Counter is controlled by the command registers (OP17, OP18). These registers are initialized to "0" during reset.



Note . fc ; High-frequency clock [Hz] fs ; Low-frequency clock [Hz]

Figure 2-4. HTC1, HTC2 control Command register

2.2.3 Function of High Speed Timer/Counter

The High Speed Timer/Counters (HTC1 and HTC2) consist of presettable 8-bit binary counters and clock source selectors. Either internal or external pulses can be selected by command register as the clock source for the event counter, timer, frequency measurement and pulse output modes. HTC1 and HTC2 increment at the rising edges of the clock pulses. Counting starts at the first rise of the clock pulse after a command is loaded into the command register.

(1) Setting of preset value

Values can be preset in the 8-bit binary counter. Values can be loaded to the binary counter when counting starts or when an overflow occurs by writing them to the HTC1 and HTC2 registers. Thus, preset values can be changed when the next overflow occurs by writing them during counting. Port addresses OPOC and OPOD are used for writing preset values as shown in Table 2-2. Preset values are written to the lower 4 bits when LR_0 (bit 0 of L register) = 0 and to the upper 4 bits when LR_0 = 1. The register is initialized to "0" during reset.

Port address	LR ₀	Access register
	0	The Lower 4-bits of HTC1 register
OP0C	1	The upper 4-bits of HTC1 register
ODOD	0	The Lower 4-bits of HTC2 register
OP0D	1	The upper 4-bits of HTC2 register

Table 2-2. Writing of preset value

(2) Reading of Count Value

Count values of the 8-bit binary counter are read out from port addresses IPOC and IPOD as shown in Table 2-3. The lower 4 bits are read out when $LR_0 = 0$ and the upper 4 bits are read out when $LR_0 = 1$. Read out is unstable during counting, so stop counting before reading out. The counter is initialized to "0" during reset.

Port address	LR ₀	Reading count values
	0	The Lower 4-bits of HTC1 counter
IP0C	1	The upper 4-bits of HTC1 counter
IDOD	0	The Lower 4-bits of HTC2 counter
IP0D	1	The upper 4-bits of HTC2 counter

Table 2-3. Reading of count value

(3) 20-bit Counter Function

The HTC1 counter is connected to TC1 (12-bit Timer/Counter) and can operate as 20-bit counter when TC1 is set to the event counter mode. In this case, TC1 increments when HTC1 overflows. The TC1 input (T1) is connected to HTC1 and can only be used as an event counter when set to the event counter mode (linked to HTC1) or a timer when set to the timer mode.

When used as a 20-bit counter in the timer, event counter and frequency measurement mode described later, the HTC1 tends to overflow more often when applied frequencies are high and preset values are large; therefore, there may be counting errors. Consequently, it is necessary to set the applied frequency and preset value so that HTC1 overflows occur at the rate of no more than once per 8 instruction cycles.

2.2.4 Function of High Speed Timer/Counter

(1) Event counter mode

The counter increments for each rising edge of the external pin (HT1, HT2) input. The maximum applied frequency for HT1 and HT2 is fc [Hz].

Example: Reading count values and Enable of Event Count mode

A, #0100B	; Sets the Event count mode of HTC2
A, %OP18	
	; Counting
A, #0000B	; Stops the Event counter mode of HTC2
A, %OP18	
HL, #50H	; RAM $[50_H] \leftarrow$ Lower 4-bit by HTC2 register
%IP0D, @HL	
L	; RAM $[51_H] \leftarrow Upper 4$ -bit by HTC2 register
%IP0D, @HL	
	A, %OP18 A, #0000B A, %OP18 HL, #50H %IP0D, @HL L

(2) Timer mode (HTC1)

The counter increments at the rising edges of internal pulses generated by the interval timer. Three differnt internal pulse rates can be selected using the command register. HTC1 is connected to TC1; therefore, optional high-resolution times can be obtained by loading the initial values into the HTC1 register (OPOC) or TC1 counter register (addresses F4-F6_H of DMB0) and generating overflow interrupt of TC1.

Example: After setting preset value, sets the timer mode of HTC1 and the Event Counter mode of TC1.

```
LD
          L, #0000B
                            ; LR_0 \leftarrow 0
OUT
          #5H, %OP0C
                            ; Sets "5" in Lower 4-bit of HTC1 register
LD
          L, #0001B
                            ; LR_0 \leftarrow 1
OUT
          #0AH, %OP0C
                            ; Sets "A" in Upper 4-bit of HTC1 register
CLR
          DMB
                            ; Sets "000<sub>H</sub>" in HTC1 register
          #0H, @HL+
ST
ST
          #0H, @HL+
ST
          #0H, @HL+
LD
          A, #0100B
                            ; Sets the Event counter mode of TC1
OUT
          A, %OP1C
LD
          A, #1001B
                            ; Sets the Timer mode of HTC1
OUT
          A, %OP17
                            ; Counting
```




Figure 2-5. Timer mode

(3) Frequency measurement mode

The window gate width (from interval timer output fall to rise) interval specified by the command register and the rising edges of pulses applied to HT1 and HT2 are counted in this mode. The value of the window gate width setting is the same as the interval timer interrupt frequency; therefore, by enabling interval timer interrupt, an ITMR interrupt request can be generated when counting ends. Normally, the content of the HTC counter is read and initialized in the ITMR interrupt service routine in preparation for the next count.

Maximam input frequency of HT1, HT2 are fc [Hz].




Figure 2-6. Frequency measurement mode

(4) Pulse output mode (HTC2)

Pulses of optional frequency are output to the <u>PULSE</u> pin in this mode. HTC2 counter overflows repeatedly set and clear the pulse output latch. The <u>PULSE</u> output pin is shared by the R42 output pin, in which case the R42 output latch should be set to "1". The pulse output latch is initialized to "0" and the <u>PULSE</u> output becomes "H" during reset.

A total of 765 different output frequencies (fo) can be set using clock sources (3 can be selected with the command register) and preset values. One pulse output cycle (1/fo) is expressed with the follwing formula.

$$\frac{1}{\text{fo}} = 2 \times \frac{1}{\text{(Internal pulse rate)}} \times \{256 - \text{(preset value)}\}\$$
(Preset value = 0 to 254)

Example: Calculating maximum output frequency (at fc = 4MHz)

fo max. =
$$\frac{1}{2} \times \frac{fc}{2^3} \times \frac{1}{256-254} = \frac{4 \times 10^6}{32} = 125 \text{ [kHz]}$$




Figure 2-7. Pulse output mode

2.3 LCD Driver

The 47C620/820 have the circuit that directly drives the liquid crystal display (LCD) and its control circuit.

The 47C620/820 have the following connecting pins with LCD.

- ① Segment output port 32 pins (SEG31-SEG0)
- ② Common output port 4 pins (COM4-COM1)

In addition, VLC pin is provided as the drive power pin.

The devices that can be directly driven is selectable from LCD of the following drive methods.

2.3.1 Configuration of LCD driver

Figure 2-8 shows the configuration of the LCD driver.




Figure 2-8. LCD Driver

2.3.2 Control of LCD driver circuit

The LCD driver is controlled by the command register 1,2 (OP1A, OP1B). Further, when the command register 1 is accessed, the most significant bit of the command register 2 must be set to "0" (Blanking).





Figure 2-9. LCD Driver control Command Register

(1) Driving methods of LCD driver


Driving methods of LCD is selected 5 kind of DTY (bit 2-0 of command register 2). The drive method is initialized according to LCD used in the initial program.

Example of LCD and their drive waveform are shown in Figure 2-10.


① 1/4 Duty (1/3 Bias)




2 1/3 Duty (1/3 Bias)



3 1/3 Duty (1/2 Bias)



4 1/2 Duty (1/2 Bias)



⑤ Static




Figure 2-10. LCD drive waveform (COM-SEG pins)

(2) Frame frequency

Frame frequency (f_F) is set according to the drive method and base frequency as shown in the following table 2-4.

The base frequency is selected by SLF (the lower 2 bits of the command register) according to the reference clock frequency fc and fs.

a. At the single clock mode

BASE FREQUENCY			FRAME FREC	UENCY [Hz]	
SLF	[Hz]	1/4 DUTY	1/3 DUTY	1/2 DUTY	STATIC
10	fc 2 ¹⁶	<u>fc</u> 2 ¹⁶	$\frac{4}{3} \cdot \frac{fc}{2^{16}}$	$\frac{4}{2} \cdot \frac{fc}{2^{16}}$	fc
	fc = 4MHz	61	81	122	61
	fc	fc	_4fc	_4fc_	fc
01	2 15	2 15	3 2 ¹⁵	2 2 15	2 15
	fc = 4MHz	122	163	244	122
	fc	fc	fc	_4fc	fc
00	2 13	2 13	3 2 ¹³	2 2 ¹³	2 13
	fc = 1MHz	122	163	244	122

Note . fc; High-frequency clock [Hz]

b. At the dual clock mode

BASE FREQUENCY			FRAME FREC	UENCY [Hz]	
SLF	[Hz]	1/4 DUTY	1/3 DUTY	1/2 DUTY	STATIC
10	<u>fs</u> <u>fs</u> <u>29</u>		$\frac{4}{3} \cdot \frac{fs}{2^9}$	4 · fs 29	<u>fs</u> 2 ⁹
	fs = 32kHz	61	83	125	61
01	<u>fs</u> 28	<u>fs</u> 	4/3 · fs/28	4 · fs 28	<u>fs</u> 28
	fs = 32kHz	125	167	250	125

Note . fs; Low-frequency clock [Hz]

Table 2-4. Setting of LCD Frame Frequency

(3) LCD drive voltage

The LCD drive voltage (V_{LCD}) is given by the difference in potential (V_{DD} - V_{LC}) between pins VDD and VLC. Therefore, when the CPU operating voltage and LCD drive voltage are the same, the VLC pin is connected to the VSS pin.

The LCDs light only when the difference in potential between the segment output and common output is $\pm V_{LCD}$, and turn off at all other times.

During reset, the power switch of the LCD driver is turned off automatically, shutting off the VLC voltage.

Both the segment output and common output become V_{DD} level at this time and the LCDs turn off. The power switch is turned on to supply VLC voltage to the LCD driver by setting EDSP (bit 3 of the command register 2) to " 1_B ". After that, the power switch will not turn off even during blanking (setting EDSP to " 01_B ") and the VLC voltage continues to flow.

The power switch is turned off during hold operation low power consumption by turning off the LCD. When hold operation is released the status in effect immediately before the hold operation is reinstated.

2.3.3 LCD display operation

(1) Display data setting


Display data are stored to the display data area (Max 32 words) in the data memory (bank0).

The display data stored to the display data area (address 20-3F_H) are read automatically and sent to the LCD driver by the hardware.

The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Therefore, display patterns can be changed by only overwriting the contents of the display data area with a program. The table look up instruction is mainly used for this overwriting.

Figure 2-11 shows the correspondence between the display data area and the SEG/COM pins. The LCD light when the display data is "1" and turn off when "0".

The number of segment which can be driven differs depending on the LCD drive method therefore, the number of display data area bits used to store the data also differs. Consequently, data memory not used to store display data and data memory for which the addresses are not connected to LCD can be used to store ordinary user's processing data.



Driving methods	bit 3	bit 2	bit 1	bit 0
1 / 4 Duty	сом4	сомз	СОМ2	сом1
1 / 3 Duty	ı	сомз	СОМ2	сом1
1 / 2 Duty	-	-	COM2	сом1
Static	-	-	-	сом1

Note. - ; This bit is not used for display data.

Figure 2-11. LCD Display Data Area (Bank 0)

Table 2-5. Drivinig Method and Bit for Display Data

(2) Blanking

Blanking is applied by setting EDSP to "0" and turns off the LCD by outputting the non light operation level to the COM pin.

The SEG pin continuously outputs the signal level in accordance with the display data and drive method.

With static drive, no voltage is applied between the COM and SEG pins when the LCD is turned off by data (display data cleared to "0"), but the COM pin output becomes constant at the $V_{LCD}/2$ level when turning off the LCD by blanking, so the COM and SEG pins are then driven by $V_{LCD}/2$.

2.3.4 Control method of LCD driver


(1) Initial Setting

Flow chart of intial setting are as shown in Figure 2-12. Setting of LCD drive method(DTY) When operating the 47C820 with 1/4 duty LCD using a from frequency of fc/216 [Hz]. Setting of Frame frequency (SLF) LD #0000B ; Sets the 1/4 duty drive OUT Α, %0P1B Setting of clear or intial value of display area in the data memory LD #0010B ; Setting of base frequency OUT Α, %0P1A Display enable (EDSP) ; Setting of clear or intial value of : (Release of blanking) display area in the data memory LD ; Display enable #1000B **OUT** %0P1B Α. Figure 2-12. Intial setting of LCD driver :

(2) Store of display data

Normally, display data are kept permanently in the program memory and are then stored to the display data area by the table look-up instruction.

This can be explained using numerical display with 1/4 duty LCD as an example. The COM and SEG connections to the LCD are the same as those shown in Figure 2-13 and the display data are as shown in Table 2-6. Programming example for displaying numerals corresponding to BCD data stored at address 10H in the data memory is shown below.



Num	Display	Displa		Num	Display	Displa	
eric	, ,	High order address	Low order address	eric		High order address	Low order address
0		1101	1111	5		1011	0101
1	***************************************	0000	0110	6		1111	0101
2	1	1110	0011	7	-	0001	0111
3		1010	0111	8		1111	0111
4		0011	0110	9		1011	0111

Table 2-6. Example of display data (1/4 Duty LCD)

Table 2-6 shows the same numerical display used in Table 2-7, but using 1/2 duty LCD. The connections of the COM and SEG pins to the LCD are the same as those shown in Figure 2-14.




Figure 2-14. Example of COM and SEG connections

Numanal	Display data			Numanal		Display data			
Numeral	Upper	Lower		Numeral	Upper			Lower	
0	**01	**11	**01	**11	5	**11	**10	**01	**01
1	**00	**10	**00	**10	6	**11	**11	**01	**01
2	**10	**01	**01	**11	7	**01	**10	**00	**11
3	**10	**10	**01	**11	8	**11	**11	**01	**11
4	**11	**10	**00	**10	9	**11	**10	**01	**11

Note. *: don't care

Table 2-7. Example of display data (1/2 Duty LCD)





Figure 2-16. 1/3 Duty (1/3 Bias) Drive

Figure 2-15. 1/4 Duty (1/3 Bias) Drive






Figure 2-19. Static Drive

Port Condition by RESET Operation

The transition of Port condition by RESET operation is shown as below.




Figure 2-20. Port condition by Reset operation

Note 1: t(RESET) > 24/fc

Note 2: VIL2: Stands for low level input voltage of RESET pin.

VIH2: Stands for high level input voltage of RESET pin.

Note 3: The term from power on reset to the time program is executed (above ①) and also the term starting from reset operation during power supply is stable to the program is executed (above ②), the port is on the initial condition. The initial condition of Port differs from I/O circuit by each port, refer to the section of "INPUT/OUTPUT CIRCUITRY". Thus, when using Port as an output pin, in the term of the above ① and ②, the voltage level on the signal that connects with the output pin of Port to the input pin of external application circuit should be determined by the external circuitry such as pull-up resistor and / or pull-down resistor.

Input / Output Circuitry

(1) Control pins

The input/output circuitries of the 47C620/820 control pins are similar to those of the 47C660/860.

(2) I/O Ports

The input/output circuitries of the 47C620/820 I/O ports are shown as belows, any one of the circuitries can be chosen by a code (GA to GF) as a mask option.

Port	I/O	Inp	Remarks		
КО	Input	GA, GD R R □	GB, GE OVDD RIN R	GC, GF R _{IN}	Pull-up/pull-down resistor $R_{\text{IN}} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
P1 P2	Output				Sink open drain output Initial "Hi-Z" High current I _{OL} = 10 mA (typ.)
R40 R41	1/0		→ N N R R		Sink open darin output Initial "Hi-Z" (Hysteresis) = Input (HTC) R = 1 kΩ (typ.)
R42 R43 R7	I/O		N		Sink open drain output Initial "Hi-Z" $R = 1 \text{ k}\Omega \text{ (typ.)}$
R6 R5	I/O	GA, GB, GC	Initial"High	GD, GE, GF	Sink open drain output or Push-pull output $R = 1 \text{ k}\Omega \text{ (typ.)}$
R8 R9	I/O		N N N N N N N N N N N N N N N N N N N		Sink open drain output Initial "Hi-Z" Hysteresis input $R=1~\text{k}\Omega~\text{(typ.)}$

Electrical Characteristics

Absolute Maximum Ratings $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V_{DD}		– 0.3 to 7	V	
Supply Voltage (LCD drive)	V_{LC}		-0.3 to $V_{DD} + 0.3$	٧	
Input Voltage	V_{IN}		-0.3 to $V_{DD} + 0.3$	>	
Output Voltage	V_{OUT1}	Except sink open drain pin without port R7	-0.3 to $V_{DD} + 0.3$	V	
Output Voltage	V_{OUT2}	Sink open drain pin without port R7	– 0.3 to 10	V	
Output Compant (Day 1 min)	I _{OUT1}	Ports P1, P2	15		
Output Current (Per 1 pin)	I _{OUT2}	Ports R4 to R9	3.2	mA	
Output Current (Total)	Σ I _{OUT}	Ports P1, P2	60	mA	
Power Dissipation [T _{opr} = 70°C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 40 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions ($V_{SS} = 0 \text{ V}$, Topr = $-40 \text{ to } 70^{\circ}\text{C}$)

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
			In the Normal mode	4.5		
Supply Voltage	V_{DD}		In the SLOW mode	2.7	6.0	v
			In the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	\/ > A E\/	$V_{DD} \times 0.7$		
	V_{IH2}	Hysteresis Input	V _{DD} ≧4.5V	$V_{DD} \times 0.75$	V_{DD}	٧
	V _{IH3}		V _{DD} <4.5V	$V_{DD} \times 0.9$		
Input Low Voltage	V_{IL1}	Except Hysteresis Input	V >4 EV		$V_{DD} \times 0.3$	
	V_{IL2}	Hysteresis Input	V _{DD} ≧4.5V	0	$V_{DD} \times 0.25$] v
	V _{IL3}		V _{DD} <4.5V		$V_{DD} \times 0.1$	
Clask Francisco	fc	XIN, XOUT		0.4	6.0	MHz
Clock Frequency	fs	XTIN, XTOUT		30.0	34.0	kHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Input voltage V_{IH3} , V_{IL3} : In the SLOW or HOLD mode.

D.C. Characteristics	$(V_{SS} = 0V, Topr = -40 to 70^{\circ}C)$
----------------------	--

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis Input		_	0.7	_	V
Input Current	I _{IN1}	Port K0, TEST, RESET, HOLD	$V_{DD} = 5.5 V,$	_	_	± 2	μΑ
	I _{IN2}	Open drain R port	V _{IN} = 5.5 V / 0 V				
Input Low Current	I _{IL}	Push-pull R port	$V_{DD} = 5.5 \text{ V}, \ V_{IN} = 0.4 \text{ V}$	-	_	- 2	mA
Input Resistance	R _{IN1}	Port K0 with pull-up/pull- down resistor		30	70	150	kΩ
input Resistance	R _{IN2}	RESET		100	220	450	K77
Output Leakage Current	I _{LO}	Open drain R port	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	_	_	2	μΑ
Output High Voltage	V _{OH}	Push-pull R port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -200 \ \mu\text{A}$	2.4	_	_	V
Output Low Voltage	V _{OL}	Except XOUT and ports P1, P2	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	_	_	0.4	V
Output Low Current	l _{OL}	Ports P1, P2	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.0 \text{ V}$	-	10	_	mA
Segment Output Low Resistance	R _{OS1}	SEG pin					
Common Output Low Resistance	R _{OC1}	COM pin		_	20	_	kΩ
Segment Output High Resistance	R _{OS2}	SEG pin		_	200	_	
Common Output High Resistance	R _{OC2}	COM pin	$V_{DD} = 5 \text{ V}, V_{DD} - V_{LC} = 3 \text{ V}$				
C	V _{O2/3}			3.8	4.0	4.2	
Segment / Common	V _{O1/2}	SEG / COM pin		3.3	3.5	3.7	V
Output Voltage	V _{O1/3}			2.8	3.0	3.2	
Supply Current (in the Normal mode)	I _{DD}		$V_{DD} = 5.5 \text{ V}, V_{LC} = V_{SS}$ fc = 4 MHz	_	3	6	mA
Supply Current (in the SLOW mode)	I _{DDS}		$V_{DD} = 3.0 \text{ V}, V_{LC} = V_{SS}$ fs = 32.768 kHz	_	30	60	μΑ
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5 V	_	0.5	10	μΑ

Note1: Typ. values show those at Topr = 25° C, V_{DD} = 5 V.

Note2: Input Current I_{IN1}; The current through resistor is not included, when the input resistor (pull-up / pull-down) is contained.

Note3: Output Resistance R_{OS} , R_{OC} ; Shows on-resistance at the level switching.

Note4: $V_{O2/3}$; Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

Note5: $V_{O1/2}$; Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.

Note6: $V_{O1/3}$; Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

Note7: Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$

The KO port is open when the input resistor is contained.

The voltage applied to the R port is within the valid range.

Supply Current I_{DDS} ; VIN = 2.8 V / 0.2 V Only low frequency clock is only oscillated (connecting XTIN, XTOUT).

Note8: When using LCD, it is necessary to consider values of $R_{OS1/2}$ and $R_{OC1/2}$.

Note9: Times for SEG / COM output switching on; R_{OS1}, R_{OC1}: 2/fs (s)

 R_{OS2} , R_{OC2} : $1/(n \cdot f_F)$

(1/n: duty, f_F : frame frequency)

A.C. Characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, Topr = -40 \text{ to } 70^{\circ}\text{C})$

Parameter Symbol		Conditions	Min	Тур.	Max	Unit
Instruction Cycle Time	tcy	In the Normal mode	1.3	-	20	μS
instruction cycle rime		In the SLOW mode	235	-	267	μs
High Level Clock Pulse Width	t _{WCH}	For a description	80	-	-	ns
Low Level Clock Pulse Width	t _{WCL}	For external clock operation				
Shift data Hold Time	t _{SDH}		0.5 tcy – 300	_	_	ns
High Speed Timer / Counter input frequency	f _{HT}		_	-	fc	MHz


Note: Shift data Hold time:

External circuit for SCK pin and SO pin

Serial port (completion of transmission)








Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

(1) 6 MHz

Ceramic Resonator

CSA6.00MGU (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-6.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$




(2) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$

Crystal Oscillator


204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20 pF$



(3) 400 kHz

Ceramic Resonator

CSB400B (MURATA) $C_{XIN} = C_{XOUT} = 220 \text{ pF}, R_{XOUT} = 6.8 \text{ }k\Omega$ KBR-400B (KYOCERA) $C_{XIN} = C_{XOUT} = 100 \text{ pF}, R_{XOUT} = 10 \text{ }k\Omega$



(4) 32.768 kHz (V_{SS} = 0V, V_{DD} = 2.7 to 6.0 V, T_{opr} = -40 to 70°C) Crystal Oscillator C_{XTIN}, C_{XTOUT}; 10 to 33 pF

Note: In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.

Typical Characteristics

