




**Feature**

- 30V P-channel MOSFET High Dense Design.
- Ultra low On-Resistance.
- $R_{DS(ON)} < 53\text{m}\Omega$  @  $V_{GS} = -10\text{V}$
- $R_{DS(ON)} < 65\text{m}\Omega$  @  $V_{GS} = -4.5\text{V}$
- Reliable and Rugged
- Gross die: 38K



SOT-23

**Applications**

- Power Management in Notebook Computer, Portable Equipment and Battery Powered Systems.

**Die Description**

- Wafer Diameter: 8 inches. ( $\pm 0.1$  inches)
- Wafer Thickness: 8 mils. ( $\pm 0.6$  mils)
- Die Size:  $960 \mu\text{m} \times 810 \mu\text{m}$ . (Including scribe line)
- Scribe Line Width:  $60 \mu\text{m}$
- Metallization: Frontside: AL/Cu, Backside: Ti/Ni/Ag.
- Metal Thickness:  
Frontside:  $4 \mu\text{m}$ , Backside:  $1.4 \mu\text{m}$ .
- Bonding Area:  
Gate:  $120 \mu\text{m} \times 120 \mu\text{m}$ .  
Source: Full metalized surface of source region
- Recommended Wire Bounding  
Gate:  $1.5\text{mil} \times 1 \text{ Au}$   
Source:  $1.5\text{mil} \times 4 \text{ Au}$  or  $2 \text{ mil} \times 3 \text{ Au}$

**Electrical Characteristics (Wafer Type)**

**1. Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Symbol.	Parameter	Rating	Unit
$V_{DSS}$	Drain-Source Voltage	-30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 12$	
$I_D$	Continue Drain Current	-4	A
$I_{DM}$	Pulsed Drain Current	-15	
$I_S$	Diode Continuous Forward Current	-1	A
$T_J$	Maximum Junction Temperature	150	°C
$T_{STG}$	Storage Temperature Range	-55 to 150	
$R_{\theta JA}^b$	Thermal Resistance-Junction to Ambient	150	°C/W



3418 (文件编号: S&CIC0937)

POWER MOSFET WAFER DATASHEET

2. Static Electrical Characteristics. (TA=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
Static Characteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =250μA	-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V			-1	μA
		T <sub>A</sub> =25 °C		-30	-30	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =250μA	-0.6	-0.8	-1.1	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =±12V, V <sub>GS</sub> =0V			±100	nA
R <sub>DS(ON)</sub>	Drain-Source On-state Resistance	V <sub>GS</sub> =-10V, I <sub>DS</sub> =-0.5A		43	53	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>DS</sub> =-0.5A		50	65	
		V <sub>GS</sub> =-2.5V, I <sub>DS</sub> =-0.5A		60	100	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> =-1A, V <sub>GS</sub> =0V		-0.7	-1.3	V

Note:

- a: Current maybe limit by bonding wire.
- b: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to ambient and depend on package type.
- c: SOT23-3L package and surface mounted on 1 in<sup>2</sup> pad area, t ≤ 10 sec.
- d: Pulse test; pulse width ≤ 30 μs, duty cycle ≤ 2% (T<sub>A</sub>=25°C Unless Otherwise Noted )