

# SILICON POWER TRANSISTOR 2SA1743

## PNP SILICON EPITAXIAL TRANSISTOR FOR HIGH-SPEED SWITCHING

The 2SA1743 is a power transistor developed for high-speed switching and features a high  $h_{FE}$  at low  $V_{CE(sat)}$ . This transistor is ideal for use as a driver in DC/DC converters and actuators.

In addition, a small resin-molded insulation type package contributes to high-density mounting and reduction of mounting cost.

### FEATURES

- High  $h_{FE}$  and low  $V_{CE(sat)}$ :  
 $h_{FE} \geq 100$  ( $V_{CE} = -2$  V,  $I_C = -2$  A)  
 $V_{CE(sat)} \leq 0.3$  V ( $I_C = -6$  A,  $I_B = -0.3$  A)
- Full-mold package that does not require an insulating board or bushing

### QUALITY GRADES

- Standard  
Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


### ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Ratings	Unit
Collector to base voltage	$V_{CBO}$	-100	V
Collector to emitter voltage	$V_{CEO}$	-60	V
Emitter to base voltage	$V_{EBO}$	-7.0	V
Collector current (DC)	$I_{C(DC)}$	-10	A
Collector current (pulse)	$I_{C(pulse)}^*$	-20	A
Base current (DC)	$I_{B(DC)}$	-5.0	A
Total power dissipation	$P_T$ ( $T_c = 25^\circ\text{C}$ )	30	W
Total power dissipation	$P_T$ ( $T_a = 25^\circ\text{C}$ )	2.0	W
Junction temperature	$T_j$	150	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-55 to +150	$^\circ\text{C}$

\*  $PW \leq 300 \mu\text{s}$ , duty cycle  $\leq 10\%$

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

### PACKAGE DRAWING (UNIT: mm)



# ELECTRICAL CHARACTERISTICS (Ta = 25°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Collector to emitter voltage	$V_{CE0(SUS)}$	$I_C = -6.0\text{ A}$ , $I_B = -0.6\text{ A}$ , $L = 1\text{ mH}$	-60			V
Collector to emitter voltage	$V_{CEX(SUS)}$	$I_C = -6.0\text{ A}$ , $I_{B1} = -I_{B2} = -0.6\text{ A}$ , $V_{BE(OFF)} = 1.5\text{ V}$ , $L = 180\text{ }\mu\text{H}$ , clamped	-60			V
Collector cutoff current	$I_{CBO}$	$V_{CB} = -60\text{ V}$ , $I_E = 0$			-10	$\mu\text{A}$
Collector cutoff current	$I_{CER}$	$V_{CE} = -60\text{ V}$ , $R_{BE} = 50\text{ }\Omega$ , $T_a = 125^\circ\text{C}$			-1.0	mA
Collector cutoff current	$I_{CEX1}$	$V_{CE} = -60\text{ V}$ , $V_{BE(OFF)} = 1.5\text{ V}$			-10	$\mu\text{A}$
Collector cutoff current	$I_{CEX2}$	$V_{CE} = -60\text{ V}$ , $V_{BE(OFF)} = 1.5\text{ V}$ , $T_a = 125^\circ\text{C}$			-1.0	mA
Emitter cutoff current	$I_{EBO}$	$V_{EB} = -5.0\text{ V}$ , $I_C = 0$			-10	$\mu\text{A}$
DC current gain	$h_{FE1}^*$	$V_{CE} = -2.0\text{ V}$ , $I_C = -1.0\text{ A}$	100			
DC current gain	$h_{FE2}^*$	$V_{CE} = -2.0\text{ V}$ , $I_C = -2.0\text{ A}$	100		400	
DC current gain	$h_{FE3}^*$	$V_{CE} = -2.0\text{ V}$ , $I_C = -6.0\text{ A}$	60			
Collector saturation voltage	$V_{CE(sat)1}^*$	$I_C = -6.0\text{ A}$ , $I_B = -0.3\text{ A}$			-0.3	V
Collector saturation voltage	$V_{CE(sat)2}^*$	$I_C = -8.0\text{ A}$ , $I_B = -0.4\text{ A}$			-0.5	V
Base saturation voltage	$V_{BE(sat)1}^*$	$I_C = -6.0\text{ A}$ , $I_B = -0.3\text{ A}$			-1.2	V
Base saturation voltage	$V_{BE(sat)2}^*$	$I_C = -8.0\text{ A}$ , $I_B = -0.4\text{ A}$			-1.5	V
Collector capacitance	$C_{ob}$	$V_{CB} = -10\text{ V}$ , $I_E = 0$ , $f = 1.0\text{ MHz}$		230		pF
Gain bandwidth product	$f_T$	$V_{CE} = -10\text{ V}$ , $I_C = -1.0\text{ A}$		80		MHz
Turn-on time	$t_{on}$	$I_C = -6.0\text{ A}$ , $R_L = 8.3\text{ }\Omega$ , $I_{B1} = -I_{B2} = -0.3\text{ A}$ , $V_{CC} \approx -50\text{ V}$ Refer to the test circuit.			0.3	$\mu\text{s}$
Storage time	$t_{stg}$				1.5	$\mu\text{s}$
Fall time	$t_f$				0.3	$\mu\text{s}$

\* Pulse test  $PW \leq 350\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$






## $h_{FE}$ CLASSIFICATION







Marking	M	L	K
$h_{FE2}$	100 to 200	150 to 300	200 to 400

## SWITCHING TIME ( $t_{on}$ , $t_{stg}$ , $t_f$ ) TEST CIRCUIT



TYPICAL CHARACTERISTICS ( $T_a = 25^\circ\text{C}$ )





[MEMO]

- **The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:  
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
 "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
 "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
 "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.  
 The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.  
 (Note)  
 (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.  
 (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).