

2N7116 SERIES

Siliconix
incorporated

N-Channel Lateral DMOS Quad FETs

The Siliconix 2N7116 series is a monolithic array of single-pole, single-throw analog switches designed for high speed switching in audio, video and high frequency applications in communications, instrumentation, and process control. Designed on the Siliconix DMOS process, the 2N7116 is rated for analog signals of ± 10 V, while the 2N7117 and 2N7118 are rated for ± 5 V and ± 7.5 V respectively.

These bidirectional switches feature very low interelectrode capacitance and on-resistance to achieve low insertion loss, crosstalk, and feedthrough performance. The threshold voltage for all switches is 2 V maximum, simplifying driver requirements for low level signal applications.



For additional design information please see performance curves DMCA-1B, which are located in Section 7.

SIMILAR PRODUCTS

- SOT-143, See SST211 Series
- TO-18, See SD211DE Series
- SO-14, See SD5400 Series
- Chips, Order 2N711XCHP

PART NUMBER	V _{(BR)DS} MIN (V)	V _{GS(th)} MAX (V)	r _{ds(ON)} MAX (Ω)	t _{ON} MAX (ns)
2N7116	20	2.0	70	2
2N7117	10	2.0	70	2
2N7118	15	2.0	70	2

16-PIN DIP
SIDE BRAZE QUAD



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT			UNITS	
		2N7116	2N7117	2N7118		
Gate-Source, Gate-Drain Voltage	V _{GS} , V _{GD}	25/-25	25/-15	30/-22.5	V	
Drain-Substrate, Source-Substrate Voltage	V _{DB} , V _{SB}	25	15	22.5		
Drain-Source, Source-Drain Voltage	V _{DS} , V _{SD}	20	10	15		
Gate-Substrate Voltage 1	V _{GB}	30/-0.3	25/-0.3	30/-0.3		
Drain Current	I _D	50			mA	
Power Dissipation	P _D	640			mW	
		300				
Power Derating (Package)		5			mW/°C	
Operating Junction Temperature	T _J	-55 to 125			°C	
Storage Temperature	T _{stg}	-55 to 150				
Lead Temperature (1/16" from case for 10 seconds)	T _L	300				

¹These devices feature an internal Zener protected gate.

ELECTRICAL CHARACTERISTICS ¹			LIMITS							
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	2N7116		2N7117		2N7118		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
STATIC										
Drain-Source Breakdown Voltage ³	V _{(BR)DS}	V _{GS} = V _{BS} = 0 V, I _D = 10 μA	35	30						V
		V _{GS} = V _{BS} = -5 V, I _S = 10 nA	30	10		10		20		
Source-Drain Breakdown Voltage ³	V _{(BR)SD}	V _{GD} = V _{BD} = -5 V, I _D = 10 nA	22	10		10		20		
Drain-Substrate Breakdown Voltage ³	V _{(BR)DB}	V _{GB} = 0 V I _D = 10 nA	Source OPEN	35	15		15		25	
Source-Substrate Breakdown Voltage ³	V _{(BR)SB}	V _{GB} = 0 V I _S = 10 μA	Drain OPEN	35	15		15		25	
Drain-Source Leakage	I _{DS(OFF)}	V _{GS} = V _{BS} = 0 V	V _{DS} = 10 V	0.4				10		nA
		V _{GS} = V _{BS} = -5 V	V _{DS} = 15 V	0.7						
		V _{GS} = V _{BS} = -5 V	V _{DS} = 20 V	0.9		10				μA
		T _A = 125°C	V _{DS} = 10 V	0.4				5		
		V _{GS} = V _{BS} = -5 V	V _{DS} = 15 V	0.7						5
		T _A = 125°C	V _{DS} = 20 V	0.9		5				
Source-Drain Leakage	I _{SD(OFF)}	V _{GD} = V _{BD} = -5 V	V _{SD} = 10 V	0.5				10		nA
		V _{GD} = V _{BD} = -5 V	V _{SD} = 15 V	0.7						
		V _{GD} = V _{BD} = -5 V	V _{SD} = 20 V	1		10				5
		T _A = 125°C	V _{SD} = 10 V	0.5				5		
		V _{GD} = V _{BD} = -5 V	V _{SD} = 15 V	0.7						μA
		T _A = 125°C	V _{SD} = 20 V	1		5				
Gate Leakage	I _{GSS}	V _{DS} = V _{SB} = 0 V	V _{GS} = 25 V					1		μA
		V _{DS} = V _{SB} = 0 V	V _{GS} = 30 V			1				
		T _A = 125°C	V _{GS} = 25 V					10		10
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = V _{BS} = 0 V			10					
Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} = V _{GS(th)} , I _D = 1 μA V _{SB} = 0 V	0.7	0.1	2	0.1	2	0.1	2	V
Drain-Source On-Resistance	r _{D(S(ON))}	V _{GS} = 5 V, I _D = 1 mA V _{BS} = 0 V	58		70		70		70	Ω
DYNAMIC										
Forward Transconductance ³	g _{fs}	V _{DS} = 10 V, V _{SB} = 0 V I _D = 20 mA, f = 1 kHz	11							mS
Output Conductance ³	g _{os}		0.9							
Gate Node Capacitance	C _{iss}	V _{DS} = 10 V, f = 1 MHz V _{GS} = V _{BS} = -15 V	2.5		3.5		3.5		3.5	pF
Reverse Transfer Capacitance	C _{rss}		0.2		0.5		0.5		0.5	
SWITCHING										
Turn-ON Time	t _{d(ON)}	V _{DD} = 5 V, R _L = 680 Ω V _{IN} = 5 V, R _G = 50 Ω	0.5		1		1		1	ns
	t _f		0.6		1		1		1	
Turn-OFF Time ³	t _{d(OFF)}		2							
	t _f		6							

NOTES: 1. T_A = 25 °C unless otherwise noted.

2. For design aid only, not subject to production testing.

3. This parameter not registered with JEDEC.