

### **PNP Dual Silicon Transistors**

Rev. V3

#### **Features**

- Available in JAN, JANTX, JANTXV, JANS and JANSR per MIL-PRF-19500/496
- TO-78 and U package types
- · Radiation Tolerant Levels M, D, P, L, and R



### Electrical Characteristics (+25°C unless otherwise specified)

| Parameter  | Test Conditions  | Symbol  | Units           | Min.   | Max.       |
|--|--|---|-----------------|--|------------|
| Off Characteristics  |  |   |                 |  |            |
| Collector - Emitter Breakdown Voltage                                | $I_C$ = 10 mA dc   | $V_{(BR)CEO}$   | V dc            | 60   | _          |
| Collector - Base Cutoff Current                                      | $V_{CB}$ = 60 V dc<br>$V_{CB}$ = 50 V dc   | I <sub>CBO1</sub>   | μΑ dc<br>nA dc  | _  | 10<br>10   |
| Emitter - Base Cutoff Current  | $V_{EB} = 5.0 \text{ V dc}$<br>$V_{EB} = 3.0 \text{ V dc}$   | I <sub>EBO1</sub>   | μA dc<br>nA dc  | _  | 10<br>100  |
| On Characteristics <sup>1</sup>                                      |  |   |                 |  |            |
| Forward Current Transfer Ratio                                       | $ 2N5795,  2N5795A \\ V_{CE} = 10  V  dc;  I_{C} = 0.1  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 1.0  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 10  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 150  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 300  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 300  mA  dc \\ V_{CE} = 1.0  V  dc;  I_{C} = 150  mA  dc \\ 2N5796,  2N5796U \\ 2N5796A \\ V_{CE} = 10  V  dc;  I_{C} = 0.1  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 1.0  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 10  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 300  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 300  mA  dc \\ V_{CE} = 10  V  dc;  I_{C} = 150  mA  dc \\ V_{CE} = 1.0  V  dc;  I_{C} = 150  mA  dc $ | h <sub>FE1</sub> h <sub>FE3</sub> h <sub>FE4</sub> h <sub>FE5</sub> h <sub>FE6</sub> h <sub>FE1</sub> h <sub>FE2</sub> h <sub>FE3</sub> h <sub>FE4</sub> h <sub>FE5</sub> | h <sub>FE</sub> | 40<br>40<br>40<br>20<br>20<br>20<br>75<br>100<br>100<br>50<br>50 | 150<br>300 |
| Collector - Emitter Saturation Voltage                               | $I_C$ = 150 mA dc; $I_B$ = 15 mA dc<br>$I_C$ = 500 mA dc; $I_B$ = 50 mA dc   | V <sub>CE(SAT)1</sub>   | Vdc             | _  | 0.4<br>1.6 |
| Base - Emitter Saturation Voltage                                    | $I_{\rm C}$ = 150 mA dc; $I_{\rm B}$ = 15 mA dc  | V <sub>BE(SAT)1</sub>   | Vdc             | _  | 1.3        |
| Base - Emitter Saturation Voltage                                    | $I_C$ = 500 mA dc; $I_B$ = 50 mA dc  | V <sub>BE(SAT)2</sub>   | Vdc             | _  | 2.6        |
| Forward-Current Transfer Ratio<br>(Gain Ratio)<br>(2N5795A, 2N5796A) | $V_{CE}$ = 10 V dc; $I_{C}$ = 10 mA dc   | h <sub>FE2-1</sub><br>——<br>h <sub>FE2-2</sub>  |                 | 0.9  | 1.1        |

<sup>1.</sup> Pulse Test: Pulse Width = 300 µs, Duty Cycle ≤2.0%.



## **PNP Dual Silicon Transistors**

Rev. V3

## Electrical Characteristics (+25°C unless otherwise specified)

| Parameter   | Test Conditions   | Symbol   | Units | Min.           | Max.       |
|---|---|--|-------|----------------|------------|
| Forward-Current Transfer Ratio<br>(Gain Ratio)<br>(2N5795A, 2N5796A)                | $V_{CE}$ = 10 V dc; $I_C$ = 10 mA dc  | h <sub>FE3-1</sub><br>——<br>h <sub>FE3-2</sub> |       | 0.9            | 1.1        |
| Absolute Value of Base Emitter-Voltage<br>Differential<br>(2N5795A, 2N5796A)        | V <sub>CE</sub> = 10 V dc; I <sub>C</sub> = 1 mA dc   | V <sub>BE1-</sub> V <sub>BE2</sub>             | mV dc | _              | 10         |
| Collector-Base Cutoff Current   | $T_A = +150$ °C<br>$V_{CB} = 50 \text{ V dc}$   | I <sub>CBO3</sub>                              | μA    | _              | 10         |
| Forward Current Transfer Ratio  | T <sub>A</sub> = -55°C<br>2N5795, 2N5795A<br>2N5796, 2N5796U, 2N5796UC<br>2N5796, 2N5796AUC | h <sub>FE7</sub>                               |       | 16<br>40<br>40 |            |
| Collector One to Collector Two Leakage<br>Current                                   | V <sub>(1C-2C)</sub> = ±50 V dc   | 1 <sub>(1C-2C)</sub>                           | nA dc |                | <u>+</u> 1 |
| Dynamic Characteristics   |   |  |       |                |            |
| Magnitude of Common<br>Small-Signal Short-Circuit<br>Forward Current Transfer Ratio | $I_C$ = 20 mA dc, $V_{CE}$ = 20 V dc, f = 100 MHz   | h <sub>FE</sub>                                | -     | 2.0            | 10         |
| Open Circuit Output Capacitance   | $V_{CB}$ = 10 V dc, $I_E$ = 0 mA , 100 kHz ≤ f ≤ 1 MHz                                      | $C_{obo}$                                      | pF    | _              | 8.0        |
| Input Capacitance<br>(Output Open-Circuited)  | $V_{EB} = 2.0 \text{ V dc}; I_{C} = 0 \text{ mA}; 100 \text{ kHz} \le f \le 1 \text{ MHz}$  | C <sub>ibo</sub>                               | pF    | _              | 30         |
| Switching Characteristics   |   |  |       |                |            |
| Turn-On Time (saturated)  | $V_{CC}$ = 30 V dc; $I_{C}$ = 150 mA dc; $I_{B1}$ = 15 mA dc                                | t <sub>on</sub>                                | ns    | _              | 50         |
| Turn-Off Time (saturated)   | $V_{CC}$ = 30 Vdc; $I_{C}$ = 150 mA dc; $I_{B1}$ = $I_{B2}$ = 15 mA dc                      | t <sub>off</sub>                               | ns    | _              | 140        |



### **PNP Dual Silicon Transistors**

Rev. V3

### **Absolute Maximum Ratings**

| Ratings   | Symbol                            | Value           |
|---|-----------------------------------|-----------------|
| Collector - Emitter Voltage   | V <sub>CEO</sub>                  | 60 V dc         |
| Collector - Base Voltage  | V <sub>CBO</sub>                  | 60 V dc         |
| Emitter - Base Voltage  | V <sub>EBO</sub>                  | 5.0 V dc        |
| Collector Current   | I <sub>C</sub>                    | -600 mA dc      |
| Total Power Dissipation @ T <sub>A</sub> = +25°C One Section Total Device | P <sub>T</sub> <sup>(1) (2)</sup> | 0.5 W<br>0.6 W  |
| Operating & Storage Temperature Range                                     | T <sub>J</sub> , T <sub>STG</sub> | -65°C to +175°C |

#### **Thermal Characteristics**

| Types                              | R <sub>∗JA</sub><br>One Section       | R <sub>•JA</sub><br>Both Sections     | R <sub>∗JSP</sub><br>One Section | R <sub>∗JSP</sub><br>Both Sections | R <sub>∘JPCB</sub><br>One Section | R <sub>∗JPCB</sub><br>Both Sections |
|------------------------------------|---------------------------------------|---------------------------------------|----------------------------------|------------------------------------|-----------------------------------|-------------------------------------|
| 2N5795, 2N5796<br>2N5795A, 2N5796A | °C/W <sup>(2) (3)</sup><br>350<br>350 | °C/W <sup>(2) (3)</sup><br>290<br>290 | °C/W <sup>(2) (3)</sup>          | °C/W <sup>(2) (3)</sup>            | °C/W <sup>(2) (3)</sup>           | °C/W (2) (3)                        |
| 2N5796U<br>2N5796AU                |                                       |                                       | 110<br>110                       | 90<br>90                           | 350<br>350                        | 290<br>290                          |


For  $T_A \geq 25^{\circ}\text{C}$ , derate linearly 2.86 mW/°C one section, 3.43 mW/°C total. For 2N5795, 2N5795A, 2N5796, 2N5796A, 2N5796U devices. For thermal impedance curves see figures 4, 5 and 6 of MIL-PRF-19500/496



### **PNP Dual Silicon Transistors**

Rev. V3

### **Outline Drawing**



| Symbol          | Dimensions |        |          |             | Notes |
|-----------------|------------|--------|----------|-------------|-------|
|                 | Incl       | Inches |          | Millimeters |       |
|                 | Min        | Max    | Min      | Max         |       |
| CD              | .335       | .370   | 8.51     | 9.40        |       |
| CD <sub>1</sub> | .305       | .335   | 7.75     | 8.51        |       |
| СН              | .150       | .185   | 3.81     | 4.70        |       |
| LD              | .016       | .021   | 0.41     | 0.53        |       |
| LC              | .200 BSC   |        | 5.08 BSC |             | 4     |
| LC <sub>1</sub> | .100 BSC   |        | 2.54 BSC |             | 4     |
| LL              | .500       |        | 12.70    |             |       |
| TW              | .028       | .034   | 0.71     | 0.86        |       |
| TL              | .029       | .045   | 0.74     | 1.14        | 3     |
| OL              | 45° BSC    |        | 45° BSC  |             | 6     |
| N               | .100 BSC   |        | 2.54 BSC |             |       |

#### NOTES:

- 1. Dimension are in inches.
- 2. Millimeters are given for general information only.
- 3. Measured from maximum diameter of the product.
- 4. Leads having maximum diameter .019 inch (0.483 mm) measured in gaging plan .054 inch (1.37 mm) + .001 inch (0.025 mm) .000 inch (0.000 mm) below the seating plane of the product shall be within .007 inch (.178 mm) of their true position relative to a maximum width tab.
- 5. The product may be measured by direct methods or by gauge.
- 6. Tab centerline.
- 7. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.


FIGURE 1. Physical dimensions for 2N5795 and 2N5796 (TO-78).



### **PNP Dual Silicon Transistors**

Rev. V3

### **Outline Drawing**



|                 | Dimensions |      |           |      |  |  |
|-----------------|------------|------|-----------|------|--|--|
| Symbol          | Ind        | ches | s Millime |      |  |  |
|                 | Min        | Max  | Min       | Max  |  |  |
| BL              | .240       | .250 | 6.10      | 6.35 |  |  |
| BL <sub>2</sub> |            | .250 |           | 6.35 |  |  |
| BW              | .165       | .175 | 4.19      | 4.45 |  |  |
| BW <sub>2</sub> |            | .175 |           | 4.45 |  |  |
| CH              | .058       | .100 | 1.47      | 2.54 |  |  |
| L <sub>3</sub>  | .003       | .007 | 0.08      | 0.18 |  |  |
| LH              | .026       | .039 | 0.66      | 0.99 |  |  |

|                 | Dimensions |      |             |      |  |
|-----------------|------------|------|-------------|------|--|
| Symbol          | Inches     |      | Millimeters |      |  |
|                 | Min        | Max  | Min         | Max  |  |
| LL <sub>1</sub> | .060       | .070 | 1.52        | 1.78 |  |
| LL <sub>2</sub> | .082       | .098 | 2.08        | 2.49 |  |
| LS <sub>1</sub> | .095       | .105 | 2.41        | 2.67 |  |
| LS <sub>2</sub> | .045       | .055 | 1.14        | 1.40 |  |
| LW              | .022       | .028 | 0.56        | 0.71 |  |
| LW <sub>2</sub> | .006       | .022 | 0.15        | 0.56 |  |
|                 |            |      |             |      |  |

#### NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Dimension "CH" controls the overall package thickness.
- 4. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option from that shown on the drawing.
- 5. Dimensions "LW2" minimum and "L3" minimum and the appropriate castellation length define an unobstructed three-dimensional space traversing all of the ceramic layers in which a castellation was designed. (Castellations are required on bottom two layers, optional on top ceramic layer.) Dimension "LW2" maximum and "L3" maximum define the maximum width and depth of the castellation at any point on its surface. Measurement of these dimensions may be made prior to solder dipping.
- 6. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.

FIGURE 2. Physical dimensions, 2N5796U.



**PNP Dual Silicon Transistors** 

Rev. V3

#### VPT COMPONENTS. ALL RIGHTS RESERVED.

Information in this document is provided in connection with VPT Components products. These materials are provided by VPT Components as a service to its customers and may be used for informational purposes only. Except as provided in VPT Components Terms and Conditions of Sale for such products or in any separate agreement related to this document, VPT Components assumes no liability whatsoever. VPT Components assumes no responsibility for errors or omissions in these materials. VPT Components may make changes to specifications and product descriptions at any time, without notice. VPT Components makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppels or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF VPT COMPONENTS PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. VPT COMPONENTS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CON-TAINED WITHIN THESE MATERIALS. VPT COMPONENTS SHALL NOT BE LIABLE FOR ANY SPECIAL, IN-DIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVE-NUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

VPT Components products are not intended for use in medical, lifesaving or life sustaining applications. VPT Components customers using or selling VPT Components products for use in such applications do so at their own risk and agree to fully indemnify VPT Components for any damages resulting from such improper use or sale.