# 2ED2304S06F



# 2ED2304S06F

### 650 V Half Bridge Gate Driver with Integrated Bootstrap Diode (BSD)

#### Features

- Infineon thin-film-SOI-technology
- Fully operational to +650 V
- Floating channel designed for bootstrap operation
- Output source/sink current capability +0.36 A/-0.7 A
- Integrated Ultra-fast, low *R*<sub>DS(ON)</sub> Bootstrap Diode
- Tolerant to negative transient voltage up to -100 V (Pulse width is up 300 ns) given by SOI-technology
- 10 ns typ., 60 ns max. propagation delay matching
- dV/dt immune ±50 V
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- Integrated dead-time with interlocking function
- 3.3 V, 5 V and 15 V input logic compatible
- RoHS compliant

### **Potential applications**

- Motor drives, General purpose inverters
- Refrigeration compressors
- Half-bridge and full-bridge converters in offline AC-DC power supplies for telecom and lighting

### **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

### Description

The 2ED2304S06F is a 650-V half-bridge gate driver. Its Infineon thin-film-SOI technology provides excellent ruggedness and noise immunity. The Schmitt trigger logic inputs are compatible with standard CMOS or LSTTL logic down to 3.3 V. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction with built in interlock lock logic to prevent shoot-through. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 650 V.




Figure 1 Typical application diagram

# Product summary

V <sub>offset</sub>	= 670 V max.
I <sub>O+/-</sub> (typ.)	= 0.36 A/0.7 A
Vout	= 10 V – 17.5 V
Delay Matching	= 60 ns max.
Internal deadtime	= 75 ns
t <sub>on/off</sub> (typ.)	= 310 ns/300 ns

Package

DSO-8





## Ordering information

Base Part Number	Package	Standard Pack		Standard Pack		Orderable Part Number
		Form	Quantity			
2ED2304S06F	PG-DSO-8	Tape and Reel	2500	2ED2304S06FXUMA1		

#### Table of contents

Featu	ıres	1
Prod	uct summary	1
Packa	age	1
Poter	ntial applications	1
Prod	uct validation	1
Desci	ription	1
Orde	ring information	2
Table	e of contents	2
1	Block diagram	3
2	Lead definitions	3
3	Electrical parameters	4
3.1	Absolute maximum ratings	
3.2	Recommended operating conditions	4
3.3	Static electrical characteristics	5
3.4	Dynamic electrical characteristics	6
4	Input/output logic diagram	7
5	Tolerant to negative transient voltage on VS pin (-VS)	7
6	Package information DSO-81	0
7	Qualification information1	2
8	Related products1	2
Revis	ion history1	3



## 1 Block diagram





Figure 2 Functional block diagram

### 2 Lead definitions

Table 1	2ED230	2ED2304S06F lead definitions				
Pin no.	Name	Function				
1	LIN	Logic input for low-side gate driver output (LO), in phase. Schmitt trigger inputs with hysteresis and pull down				
2	HIN	Logic input for high-side gate driver output (HO), in phase. Schmitt trigger inputs with hysteresis and pull down				
3	VCC	Low-side and logic supply voltage				
4	СОМ	Low-side gate drive return				
5	LO	Low-side driver output				
6	VS	High voltage floating supply return				
7	HO	High-side driver output				
8	VB	High-side gate drive floating supply				



#### Figure 3 2ED2304S06F lead assignments PG-DSO-8 (top view)



## 3 Electrical parameters

#### 3.1 Absolute maximum ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
-	High-side floating well supply voltage <sup>1</sup>	V <sub>cc</sub> – 6	670	
$V_{B}$	High-side floating well supply voltage (tp < 300 ns) <sup>1</sup>	V <sub>cc</sub> - 100	_	
N/	High-side floating well supply return voltage	$V_{CC} - V_{BS} - 6$	650	
Vs	High-side floating well supply return voltage (tp < 300 ns) <sup>1</sup>	V <sub>CC</sub> -V <sub>BS</sub> - 100	_	
V <sub>HO</sub>	Floating gate drive output voltage	Vs-0.5	V <sub>B</sub> +0.5	V
$V_{BS}$	Floating gate drive voltage supply voltage	-1	20	
Vcc	Low side supply voltage	-1	20	
$V_{LO}$			V <sub>cc</sub> + 0.5	
$V_{\text{IN}}$	Logic input voltage	-0.5	V <sub>cc</sub> + 0.5	
dVs/dt	Allowable $V_{\text{S}}$ offset supply transient relative to $GND^2$	_	50	V/ns
PD	Package power dissipation @ $T_A \leq +25 ^{\circ}C$	—	0.6	W
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	—	195	°C/W
TJ	Junction temperature – 150			
Ts			150	°C
ΤL	Lead temperature (soldering, 10 seconds)	—	300	

#### Table 2 Absolute maximum ratings

### 3.2 Recommended operating conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supplies of ( $V_{cc} - COM$ ) = ( $V_B - V_S$ ) = 15 V.

#### Table 3 Recommended operating conditions

Symbol	Definition	Min	Мах	Units
VB	High-side floating well supply voltage	Vs+10	Vs+17.5	
Vs	High-side floating well supply offset voltage <sup>3</sup>	$V_{CC} - V_{BS} - 1$	650	
$V_{HO}$	Floating gate drive output voltage	10	V <sub>BS</sub>	
$V_{BS}$	High-side supply voltage	10	17.5	V
Vcc	Low-side supply voltage	10	17.5	
$V_{LO}$	Low-side output voltage	0	V <sub>cc</sub>	
V <sub>IN</sub>	Logic input voltage⁴	0	Vcc	
T <sub>A</sub>	Ambient temperature	-40	125	°C
t <sub>IN</sub>	Pulse width for ON and OFF⁵	0.3	—	μs

 $<sup>^{1}</sup>$  In case V<sub>CC</sub> > V<sub>B</sub> there is an additional power dissipation in the internal bootstrap diode between pins V<sub>CC</sub> and V<sub>B</sub> in case of activated bootstrap diode. Insensivity to negative transient not subject to production test. Verified by design/characterization.

<sup>&</sup>lt;sup>2</sup> Not subject to production test, verified by characterization.

 $<sup>^3</sup>$  Logic operation for Vs of -8 V to +600 V.

<sup>&</sup>lt;sup>4</sup> All input pins (HIN, LIN) are internally clamped

 $<sup>^{\</sup>rm 5}$  Input pulses may not be transmitted properly in case of LIN/HIN below 0.3  $\mu s$ 



### 3.3 Static electrical characteristics

 $(V_{CC} - COM) = (V_B - V_S) = 15 V$ , and  $T_A = 25^{\circ}C$  unless otherwise specified. The  $V_{IL}$ ,  $V_{IH}$  and  $I_{IN}$  parameters are referenced to GND and are applicable to the respective input leads: HIN and LIN. The  $V_0$  and  $I_0$  parameters are referenced to COM/VS and are applicable to the respective output leads HO or LO. The  $V_{CCUV}$  parameters are referenced to COM. The  $V_{BSUV}$  parameters are referenced to V<sub>S</sub>.

	Static Electrical characteristics					
Symbol	Definition	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
$V_{BSUV^+}$	V <sub>BS</sub> supply undervoltage positive going threshold	8.3	9.1	9.9		
V <sub>BSUV</sub> -	V <sub>BS</sub> supply undervoltage negative going threshold	7.5	8.3	9.0		
V <sub>BSUVHY</sub>	V <sub>BS</sub> supply undervoltage hysteresis	0.5	0.9	_	V	
$V_{CCUV^+}$	V <sub>cc</sub> supply undervoltage positive going threshold	8.3	9.1	9.9	V	
V <sub>CCUV</sub> -	V <sub>cc</sub> supply undervoltage negative going threshold	7.5	8.3	9.0		
V <sub>CCUVHY</sub>	V <sub>cc</sub> supply undervoltage hysteresis	0.5	0.9	_		
Ι <sub>ικ</sub>	High-side floating well offset supply leakage	_	1	12.5		$V_{B} = V_{S} = 600 V$
Ι <sub>ικ</sub>	High-side floating well offset supply leakage <sup>1</sup>	_	10	_	μΑ	$T_J = 125 ^{\circ}C,$ $V_S = 600 ^{\circ}V$
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	_	170	300		
I <sub>QCC</sub>	Quiescent V <sub>cc</sub> supply current	_	300	600		
V <sub>OH</sub>	High level output voltage drop, V <sub>BIAS</sub> -V <sub>O</sub>	_	0.45	1	V	$I_0 = 20 \text{ mA}$
V <sub>OL</sub>	Low level output voltage drop, $V_0$	—	0.13	0.3	V	$1_0 - 20 \text{ IIIA}$
I <sub>0+</sub>	Peak output current turn-on <sup>1</sup>	_	360	—		V <sub>o</sub> = 0 V PW = 10 μs
I <sub>o+mean</sub>	Mean output current from 3 V (20%) to 6 V (40%)	180	230	_	mA	C <sub>L</sub> = 22 nF
<sub>0-</sub>	Peak output current turn-off <sup>1</sup>	_	700	_		V <sub>o</sub> = 15 V PW = 10 μs
I <sub>o-mean</sub>	Mean output current from 12 V (80%) to 9 V (60%)	390	480	—		C <sub>L</sub> = 22 nF
V <sub>IH</sub>	Logic "1" input voltage	1.7	2.1	2.4	V	
VIL	Logic "0" input voltage	0.7	0.9	1.1	V	
I <sub>IN+</sub>	Input bias current (HO = High)	15	35	60	μA	V <sub>IN</sub> = 3.3 V
I <sub>IN-</sub>	Input bias current (HO = Low)	_	0	_	μΑ	$V_{IN} = 0 V$
$V_{\text{FBSD}}$	Bootstrap diode forward voltage between Vcc and $V_{\scriptscriptstyle B}$		1	1.2	V	IF=0.3 mA
I <sub>FBSD</sub>	Bootstrap diode forward current between Vcc and $V_{\scriptscriptstyle B}$	30	55	—	mA	V <sub>CC</sub> -V <sub>B</sub> =4 V
R <sub>BSD</sub>	Bootstrap diode resistance	20	36	55	Ω	V <sub>F1</sub> =4 V, V <sub>F2</sub> =5 V

Table 4 Static electrical characteristics

<sup>&</sup>lt;sup>1</sup> Not subjected to production test, verified by characterization. 2ED2304S06F Datasheet www.infineon.com/2ED2304



## 3.4 Dynamic electrical characteristics

 $V_{CC}$  =  $V_{BS}$  = 15 V,  $V_{SS}$  = COM,  $T_A$  = 25°C and  $C_L$  = 1000 pF unless otherwise specified.


 Table 5
 Dynamic electrical characteristics


Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
ton	Turn-on propagation delay	210	310	460		V = 0  or  2.2 V
$t_{OFF}$	Turn-off propagation delay	200	300	440		$V_{\rm LIN/HIN}$ = 0 or 3.3 V
t <sub>R</sub>	Turn-on rise time	-	48	80		$V_{\text{LIN/HIN}} = 0 \text{ or } 3.3 \text{ V}$
t⊧	Turn-off fall time		24	40	ns	C <sub>L</sub> = 1 nF
t <sub>FILIN</sub>	Input filter time	100	150	250	115	$V_{\rm LIN/HIN}$ = 0 & 3.3 V
МТ	Delay matching time (HS & LS turn-on/off)	_	10	60		external dead time > 500 ns
DT	Dead time	30	75	140		$V_{\rm LIN/HIN}$ = 0 & 3.3 V
MDT	Dead time matching time	_	10	50		ext. dead time 0 ns



### 4 Input/output logic diagram

The relationships between the input and output signals of the 2ED2304S06F is illustrated below in Figure 4. Note that the input stage has integrated interlock logic to prevent shoot-through operation of the outputs.








### 5 Tolerant to negative transient voltage on VS pin (-VS)

A common problem in today's high-power switching converters is the transient response of the switch node's voltage as the power switches transition on and off quickly while carrying a large current. A typical three phase inverter circuit is shown in Figure 5; here we define the power switches and diodes of the inverter.

If the high-side switch (e.g., the IGBT Q1 in Figure 6 and Figure 7) switches off, while the U phase current is flowing to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with the low-side switch of the same inverter leg. At the same instance, the voltage node V<sub>S1</sub>, swings from the positive DC bus voltage to the negative DC bus voltage.









Also when the V phase current flows from the inductive load back to the inverter (see Figure 8 and Figure 9), and Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node, V<sub>s2</sub>, swings from the positive DC bus voltage to the negative DC bus voltage.




Figure 8 D3 conducting


Figure 9 Q4 conducting

However, in a real inverter circuit the V<sub>s</sub> voltage swing does not stop at the level of the negative DC bus but instead swings below the level of the negative DC bus. This undershoot voltage is called "negative transient voltage".

The circuit shown in Figure 10 depicts one leg of the three phase inverter; Figure 11 and Figure 12 show a simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the power circuit from the die bonding to the PCB tracks are lumped together in  $L_c$  and  $L_E$  for each IGBT. When the high-side switch is on,  $V_{S1}$  is below the DC+ voltage by the voltage drops associated with the power switch and the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily flows in the low-side freewheeling diode due to the inductive load connected to  $V_{S1}$  (the load is not shown in these figures). This current flows from the DC- bus (which is connected to the COM pin of the HVIC) to the load and a negative voltage between  $V_{S1}$  and the DC- Bus is induced (i.e., the COM pin of the HVIC is at a higher potential than the VS pin).








In a typical motor drive system, dV/dt is typically designed to be in the range of 3-5 V/ns. The negative transient voltage can exceed this range during some events such as short circuit and over-current shutdown, when di/dt is greater than in normal operation.

Infineon's HVICs have been designed for the robustness required in many of today's demanding applications. An indication of the 2ED2304S06F's robustness can be seen in Figure 13, where the 2ED2304S06F Safe Operating Area is shown at  $V_{BS}$ =15 V based on repetitive negative transient voltage spikes. A negative transient voltage falling in the grey area (outside SOA) may lead to IC permanent damage; viceversa unwanted functional anomalies or permanent damage to the IC do not appear if negative VS transients fall inside the SOA.



#### Figure 13 Negative transient voltage SOA on VS pin for 2ED2304S06F @ VBS=15 V

Even though the 2ED2304S06F has been shown to be able to handle these large negative transient voltage conditions, it is highly recommended that the circuit designer always limit the negative transient voltage on VS pin as much as possible by careful PCB layout and component use.



### 6 Package information DSO-8




Figure 14 Package outline PG-DSO-8






Figure 15 Marking information PG-DSO-8 (2ED2304S06F)









## 7 Qualification information<sup>1</sup>

### Table 6Qualification information

Qualification level		Industrial <sup>2</sup>			
		Note: This family of Ics has passed JEDEC's Industrial			
		qualification. Consumer qualification level is granted by extension of the higher Industrial level.			
Moisture sensitivity level DSO-8 MSL2, 260°C (per IPC/JEDEC J-STD-02		MSL2, 260°C (per IPC/JEDEC J-STD-020)			
ESD	Charged device model	Class C3 (> 1.0 kV) (per JESD22-C101)			
ESD	Human body model	Class 2 (per JEDEC standard JESD22-A114)			
IC latch-up test		Class II Level A (per JESD78)			
RoHS compliant		Yes			

### 8 Related products

#### Table 7

Product	Description
Gate Driver Ics	
<u>6EDL04I06 /</u>	600 V, 3 phase level shift thin-film SOI gate driver with integrated high speed, low R <sub>DS(ON)</sub> bootstrap
6EDL04N06	diodes with over-current protection (OCP), 240/420 mA source/sink current drive, Fault reporting,
	and Enable for MOSFET or IGBT switches.
<u>2EDL23I06</u> /	600 V, Half-bridge thin-film SOI level shift gate driver with integrated high speed, low
2EDL23N06	R <sub>DS(ON)</sub> bootstrap diode, with over-current protection (OCP), 2.3/2.8 A source/sink current driver, and
	one pin Enable/Fault function for MOSFET or IGBT switches.
<b>Power Switches</b>	
<u>IKD04N60R / RF</u>	600 V TRENCHSTOP™ IGBT with integrated diode in PG-TO252-3 package
IKD06N65ET6	650 V TRENCHSTOP™ IGBT with integrated diode in DPAK
IPD65R950CFD	650 V CoolMOS CFD2 with integrated fast body diode in DPAK
IPN50R950CE	500 V CoolMOS CE Superjunction MOSFET in PG-SOT223 package
iMOTION™ Contr	ollers
IRMCK099	iMOTION™ Motor control IC for variable speed drives utilizing sensor-less Field Oriented Control
	(FOC) for Permanent Magnet Synchronous Motors (PMSM).
IMC101T	High performance Motor Control IC for variable speed drives based on field oriented control (FOC)
	of permanent magnet synchronous motors (PMSM).

<sup>&</sup>lt;sup>1</sup> Qualification standards can be found at Infineon's web site <u>www.infineon.com</u>

<sup>&</sup>lt;sup>2</sup> Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.



## **Revision history**

<b>Document version</b>	Date of release	Description of changes	
1.0	2016-07-12	Preliminary datasheet	
2.0	2018-02-07	First Release Version	
2.1	2018-07-13	Updated the marking information	
2.11	2018-09-12	Deleting typo	
2.2	2018-10-26	Adding negative VS information	
2.3	2018-11-19	Updated ESD HBM information	
2.4	2019-01-24	Updated Chapter 4 Tolerant to negative transient voltage on VS pin	
2.5	2019-11-06	Add input/output logic diagram	
2.6	2020-07-07	IC latch-up test per JESD78	
2.7	2021-05-24	Updated ordering information	
2.8	2021-10-04	Updated the block diagram and text with interlock logic comment	
2.9	2022-05-12	Remove I <sub>FBSD</sub> maximum spec	
3.0	2025-01-29	Update MSL specification	

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-01-29

Published by

**Infineon Technologies AG** 

81726 Munich, Germany

© 2025 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

**Document reference** 

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

#### WARNINGS

Due to technical requirements products may contair dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.