

DESCRIPTION


The 2305 is the P-Channel logic enhancement mode power field effect transistor are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.


These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

SOT-23-3L



1.Gate 2.Source 3.Drain



S: Subcontractor Y: Year Code A: Process Code

P Channel Enhancement Mode MOSFET


2305
-3.5A

ABSOLUTE MAXIMUM RATINGS (Ta = 25 Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		VDSS	-10	V
Gate-Source Voltage		VGSS	+/-12	V
Continuous Drain Current (TJ=150)	TA=25	ID	-3.5	A
	TA=70		-2.8	
Pulsed Drain Current		IDM	-10	A
Continuous Source Current (Diode Conduction)		IS	-1.6	A
Power Dissipation	TA=25	PD	1.25	W
	TA=70		0.8	
Operation Junction Temperature		TJ	150	
Storage Temperature Range		TSTG	-55/150	
Thermal Resistance-Junction to Ambient		R θ JA	120	/W

ELECTRICAL CHARACTERISTICS ($T_a = 25$ Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V(BR)DSS	VGS=0V,ID=-250uA	-10			V
Gate Threshold Voltage	VGS(th)	VDS=VGS,ID=-250uA	-0.45		-1.5	V
Gate Leakage Current	IGSS	VDS=0V,VGS=+/-12V			100	nA
Zero Gate Voltage Drain Current	IDSS	VDS=-20V,VGS=0V			-1	uA
		VDS=-20V,VGS=0V TJ=55			-10	
On-State Drain Current	ID(on)	VDS -5V,VGS=-4.5V VDS -5V,VGS=-2.5V	-6 -3			A
Drain-source On-Resistance	RDS(on)	VGS=-4.5V,ID=-3.5A VGS=-2.5V,ID=-2.0A VGS=-1.8V,ID=-2.0A		0.045 0.55 0.09	0.05 0.07 0.105	Ω
Forward Transconductance	gfs	VDS=-5V,ID=-3.5V		8.5		S
Diode Forward Voltage	VSD	IS=-1.6A,VGS=0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Qg	VDS=-10V,VGS=-4.5V ID ≡ -3.5A		10	12	nC
Gate-Source Charge	Qgs			2		
Gate-Drain Charge	Qgd			2		
Input Capacitance	Ciss	VDS=-10V,VGS=0V F=1MHz		1200		pF
Output Capacitance	Coss			300		
Reverse Transfer Capacitance	Crss			210		
Turn-On Time	td(on) tr	VDD=-10V,RL=6Ω ID=-1.0A,VGEN=-4.5V RG=6Ω		13 20	25 35	nS
Turn-Off Time	td(off) tf			42 20	70 35	

SOT-23-3L PACKAGE OUTLINE


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°



SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD.

IMPORTANT NOTICE

SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD. reserves the right to make changes without further notice to any products or specifications herein. SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD. does not assume any responsibility for use of any its products for any particular purpose, nor does SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD. assume any liability arising out of the application or use of any its products or circuits. SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD. does not convey any license under its patent rights or other rights nor the rights of others.

MAIN SITE(China):

SHENZHEN CYT OPTO-ELECTRONIC TECHNOLOGY CO.,LTD.

Address: Rm201-205, Building 4, Software park, Gaoxin center 2nd Rd, Nanshan District, Shenzhen

TEL:+86-755-86168222 FAX:+86-755-86168622 Technical support:+86-755-86169530

Business mail address: cyt@szcyt.com Website: www.szcyt.com