

# PIC18F2420/2520/4420/4520 Data Sheet

# 28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Preliminary

© 2004 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in t his pub lication r egarding dev ice applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No repr esentation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or ot herwise. Use of Mi crochip's product s as cr itical components in life support systems is not authorized except with express written approval by Microchip. No li censes are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# PIC18F2420/2520/4420/4520

# 28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

## **Power Managed Modes:**

- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 µA typical
- Sleep mode current down to 0.1 µA typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

# **Peripheral Highlights:**

- High-current sink/source 25 mA/25 mA
- Three programmable external interrupts
- Four input change interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
  - One, two or four PWM outputs
  - Selectable polarity
  - Programmable dead time
  - Auto-Shutdown and Auto-Restart
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI<sup>™</sup> (all 4 modes) and I<sup>2</sup>C<sup>™</sup> Master and Slave Modes
- Enhanced Addressable USART module:
  - Supports RS-485, RS-232 and LIN 1.2
  - RS-232 operation using internal oscillator block (no external crystal required)
  - Auto-Wake-up on Start bit
  - Auto-Baud Detect
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D):
  - Auto-acquisition capability
  - Conversion available during Sleep
- Dual analog comparators with input multiplexing)

# Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4X Phase Lock Loop (available for crystal and internal oscillators)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal oscillator block:
  - 8 user selectable frequencies, from 31 kHz to 8 MHz
  - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
- User tunable to compensate for frequency drift
- Secondary oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral dock stops


### **Special Microcontroller Features:**

- C compiler optimized architecture:
  - Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash
   program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- Self-programmable under software control
- Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 131s
- Single-supply 5V In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V
- Programmable 16-level High/Low-Voltage Detection (HLVD) module:
  - Supports interrupt on High/Low-Voltage Detection
- Programmable Brown-out Reset (BOR
  - With software enable option

# PIC18F2420/2520/4420/4520


	Program Memory		Data	Memory		10-bit	CCP/	MS	SSP	RT		Timoro
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	A/D (ch)	ECCP (PWM)	SPI	Master I <sup>2</sup> C	EUSA	Comp.	Timers 8/16-bit
PIC18F2420	16K	8192	768	256	25	10	2/0	Y	Y	1	2	1/3
PIC18F2520	32K	16384	1536	256	25	10	2/0	Y	Y	1	2	1/3
PIC18F4420	16K	8192	768	256	36	13	1/1	Y	Y	1	2	1/3
PIC18F4520	32K	16384	1536	256	36	13	1/1	Y	Y	1	2	1/3

### **Pin Diagrams**



# PIC18F2420/2520/4420/4520

# Pin Diagrams (Cont.'d)



# **Table of Contents**

1.0	Device Overview	7
2.0	Oscillator Configurations	
3.0	Power Managed Modes	
4.0	Reset	41
5.0	Memory Organization	53
6.0	Flash Program Memory	73
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	89
9.0	Interrupts	91
10.0	I/O Ports	. 105
11.0	Timer0 Module	. 123
12.0	Timer1 Module	. 127
13.0	Timer2 Module	. 133
14.0	Timer3 Module	
15.0	Capture/Compare/Pwm (CCP) Modules	
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	. 147
17.0	Master Synchronous Serial Port (MSSP) Module	. 161
18.0	Enhanced Universal Synchronous Receiver Transmitter (EUSART)	. 201
19.0	10-Bit Analog-to-Digital Converter (A/D) Module	. 223
20.0	Comparator Module	. 233
21.0	Comparator Voltage Reference Module	. 239
22.0	High/Low-Voltage Detect (HLVD)	
23.0	Special Features of the CPU	. 249
24.0	Instruction Set Summary	. 267
25.0	Development Support	. 317
26.0	Electrical Characteristics	. 323
27.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
Appe	ndix C: Conversion Considerations	. 372
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	ne Support	
-	ms Information and Upgrade Hot Line	
	er Response	
PIC1	3F2420/2520/4420/4520 Product Identification System	. 387

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F2420 PIC18LF2420
- PIC18F2520
- PIC18LF2520
- PIC18F4420PIC18F4520
- PIC18LF4420
  PIC18LF4520

This family offers the advantages of all PIC18 microcontrollers – n amely, high computational performance at an e conomical p rice – w ith the add ition of hig hendurance, Enhanced Flash program memory. On top of the se features, th e PIC 18F2420/2520/4420/4520 family int roduces de sign e nhancements th at m ake these microcontrollers a logical choice for many highperformance, power sensitive applications.

### 1.1 New Core Features

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2420/2520/4420/4520 family incorporate a range of features that can significantly reduce p ower c onsumption duri ng o peration. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The power managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 26.0 "Electrical Characteristics" for values.

### 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2420/2520/4420/4520 family o ffer te n different os cillator o ptions, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the fam ily a dditional feat ures for ro bust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

# 1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2420/ 2520/4420/4520 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions and Auto-Restart, to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the USART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 26.0 "Electrical Characteristics" for time-out periods.

# 1.3 Details on Individual Family Members

Devices in the PIC18F2420/2520/4420/4520 family are available in 28-pin a nd 4 0/44-pin packages. Block diagrams for the two groups are shown in F igure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash prog ram me mory (16 Kbytes for PIC18F2420/4420 d evices a nd 32 Kbytes f or PIC18F2520/4520).
- 2. A/D ch annels (10 for 28 -pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and E nhanced C CP im plementation (28-pin devi ces have 2 st andard C CP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Parallel Slave Port (p resent only on 4 0/44-pin devices).


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like al I M icrochip PI C18 devices, m embers of the PIC18F2420/2520/4420/4520 family a re a vailable as both st andard and low -voltage dev ices. Standard devices with Enhanced Flash memory, designated with an "F" in the part nu mber (such as PI C18F2420), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage p arts, de signated b y "LF" (such a s PIC18LF2420), function over an extended VDD range of 2.0V to 5.5V.


Features	PIC18F2420	PIC18F2520	PIC18F4420	PIC18F4520
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	16384	32768	16384	32768
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	768	1536	768	1536
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/PWM Modules	00		11	
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Parallel Communications (PSP)	No	No	Yes	Yes
10-bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable High/Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	28-pin PDIP 28-pin SOIC 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP

# TABLE 1-1: DEVICE FEATURES



#### FIGURE 1-1: PIC18F2420/2520 (28-PIN) BLOCK DIAGRAM

**Preliminary** 



	Pin N	umber			
Pin Name	PDIP, SOIC	QFN	Pin Type	Buffer Type	Description
MCLR/VPP/RE3 MCLR	1	26	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
Vpp			Р		Programming voltage input.
RE3			I.	ST	Digital input.
OSC1/CLKI/RA7 OSC1	96		I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.
CLKI			I	CMOS	
RA7			I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	10	7	ο	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0	—	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6			I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL com ST = Schmitt 1	•	•	h CM0	OS level	CMOS = CMOS compatible input or output s I = Input

#### **TABLE 1-2:** PIC18F2420/2520 PINOUT I/O DESCRIPTIONS

O = Output

$$P = Power$$

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

	Pin Number		Pin	Buffer				
Pin Name	PDIP, Soic	QFN	Pin Type	Туре	Description			
					PORTA is a bidirectional I/O port.			
RA0/AN0 RA0 AN0	22	7	I/O I	TTL Analog	Digital I/O. Analog input 0.			
RA1/AN1 RA1 AN1	32	8	I/O I	TTL Analog	Digital I/O. Analog input 1.			
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	41		I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.			
RA3/AN3/VREF+ RA3 AN3 VREF+	52		I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.			
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	63		I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.			
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	4	I/O I I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI™ slave select input. High/Low-Voltage Detect input. Comparator 2 output.			
RA6					See the OSC2/CLKO/RA6 pin.			
RA7					See the OSC1/CLKI/RA7 pin.			

### TABLE 1-2: PIC18F2420/2520 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

	Pin N	in Number		Buffer				
Pin Name	PDIP, Soic	QFN	Pin Type	Туре	Description			
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	21	18	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for CCP1. Analog input 12.			
RB1/INT1/AN10 RB1 INT1 AN10	22	19	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.			
RB2/INT2/AN8 RB2 INT2 AN8	23	20	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.			
RB3/AN9/CCP2 RB3 AN9 CCP2 <sup>(1)</sup>	24	21	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.			
RB4/KBI0/AN11 RB4 KBI0 AN11	25	22	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.			
RB5/KBI1/PGM RB5 KBI1 PGM	26	23	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			
Legend: TTL = TTL com ST = Schmitt T O = Output			h CM0	DS level	CMOS = CMOS compatible input or output s I = Input P = Power			

#### PIC18F2420/2520 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

O = Output Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

	Pin Number		Pin	Buffer					
Pin Name	PDIP, SOIC	QFN	Pin Type	Type	Description				
					PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(2)</sup>	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.				
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.				
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.				
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.				
RC5/SDO RC5 SDO	16	13	I/O O	SТ —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
RE3	—		_	_	See MCLR/VPP/RE3 pin.				
Vss	8, 19	5, 16	Р	—	Ground reference for logic and I/O pins.				
	20	17	Р		Positive supply for logic and I/O pins.				

#### PIC18F2420/2520 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

Pin Name	Pin Number			Pin	Buffer	Description
Fill Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3				P I	ST	Programming voltage input. Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clocksource input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL co ST = Schmit O = Output	t Trigge	•	vith CM	OS leve		CMOS = CMOS compatible input or output = Input = Power

#### TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Din Nome	Pin Number			Pin	Buffer	Description
Pin Name	PDIP	QFN	QFN TQFP		Туре	Description
RA0/AN0 RA0	21	9	19	I/O	TTL	PORTA is a bidirectional I/O port.
ANO RA1/AN1 RA1 AN1	32	0	20	  /O 	Analog TTL Analog	Analog input 0. Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	42	1	21	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.
RA3/AN3/VREF+ RA3 AN3 VREF+	52	2	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	62	3	23	I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.
RA6						See the OSC2/CLKO/RA6 pin.
						See the OSC1/CLKI/RA7 pin.

#### TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output P = Power

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description		
Fill Name	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on a inputs.		
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O     	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.		
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.		
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.		
RB3/AN9/CCP2 RB3 AN9 CCP2 <sup>(1)</sup>	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.		
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.		
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend: TTL = TTL co ST = Schmit O = Output	t Triggei		vith CM0	OS leve				

#### TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pin Number			Pin Buffer		Description		
rin Name	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTC is a bidirectional I/O port.		
RC0/T10SO/T13CKI RC0 T10SO T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(2)</sup>	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.		
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. Enhanced CCP1 output.		
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode.		
SCL				I/O	ST	Synchronous serialclock input/output for PC™ mode		
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.		
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.		
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).		
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).		
Legend: TTL = TTL cc ST = Schmit O = Output	tt Trigge		vith CM	DS leve		CMOS = CMOS compatible input or output = Input = Power		

TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS (C	CONTINUED)
---	------------

**Note 1:** Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pin Number			Pin Buffer	Description		
Fininanie	PDIP	QFN	TQFP	Туре	Туре	Description	
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.	
RD0/PSP0 RD0 PSP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD1/PSP1 RD1 PSP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD2/PSP2 RD2 PSP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD3/PSP3 RD3 PSP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	
Legend: TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       I = Input         Q = Output       P = Power							

= Power

Ρ

### TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

O = Output

Pin Name	Pin Number			Pin Buffer		Description
	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTE is a bidirectional I/O port.
RE0/RD/AN5	8	25	25			
<u>RE</u> 0				I/O	ST	Digital I/O.
RD				I	TTL	Read control for Parallel Slave Port
AN5				I	Analog	(see also WR and CS pins). Analog input 5.
RE1/WR/AN6	9	26	26	•	/ maiog	
RE1/WR/AND	9	20	20	I/O	ST	Digital I/O.
WR				1	TTL	Write control for Parallel Slave Port
						(see $\overline{\text{CS}}$ and $\overline{\text{RD}}$ pins).
AN6				Ι	Analog	Analog input 6.
RE2/CS/AN7	10	27	27			
RE2 CS				I/O	ST	Digital I/O.
CS				I	TTL	Chip Select control for Parallel Slave Port (see related $\overline{RD}$ and $\overline{WR}$ ).
AN7				I	Analog	Analog input 7.
RE3	_	_	_	_	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30,	6, 29	Р		Ground reference for logic and I/O pins.
		31				
Vdd	11, 32		7, 28	Р		Positive supply for logic and I/O pins.
		28, 29				
NC	—	13	12, 13,	—		No connect.
	33, 34					
Legend: TTL = TTL compatible input CMOS lovels CMOS = CMOS compatible input or output						
ST = Schmitt Trigger input with CMOS levels I = Input						

#### TABLE 1-3: PIC18F4420/4520 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output

I = Input P = Power

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

NOTES:

# 2.0 OSCILLATOR CONFIGURATIONS

### 2.1 Oscillator Types

PIC18F2420/2520/4420/4520 devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6


### 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic r esonator i s connected to t he OSC1 and OSC2 pins to establish o scillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

**Note:** Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications. FIGURE 2-1:

#### CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



# TABLE 2-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq OSC1 OSC2					
XT	3.58 MHz	15 pF	15 pF			
	4.19 MHz	15 pF	15 pF			
	4 MHz	30 pF	30 pF			
	4 MHz	50 pF	50 pF			

#### Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the no tes following T able 2-2 for additional information.

Note: When u sing re sonators with fre quencies above 3.5 MH z, the u se o f HS m ode, rather th an XT mode, is recommended. HS mo de m ay be used at any VDD for which t he c ontroller i s r ated. I f H S is selected, it is possible that the gain of the oscillator w ill overdrive t he re sonator. Therefore, a s eries res istor should b e placed between the O SC2 p in an d th e resonator. As a goo d st arting po int, the recommended value of Rs is 330Ω.

# TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	Fieq	C1	C2		
LP	32 kHz	30 pF	30 pF		
XT	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	10 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		
	25 MHz	0 pF	5 pF		
	25 MHz	15 pF	15 pF		

#### Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.** 

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the not es foll owing th is t able fo r add itional information.


Crystals Used:					
32 kHz	4 MHz				
25 MHz	10 MHz				
1 MHz	20 MHz				

- **Note 1:** Higher capacitance increases the stability of th e o scillator but a lso i ncreases th e start-up time.
  - 2: When operating below 3V V DD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
  - Since each resonator/crystal has its own characteristics, the u ser should consult the res onator/crystal m anufacturer for appropriate v alues of ext ernal components.
  - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
  - 5: Always verify oscillator performance over the V DD a nd temperature ra nge tha t i s expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.

### FIGURE 2-2:


#### EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



# 2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no osc illator st art-up tim e required after a Pow er-on Reset or after an exit from Sleep mode.


In the EC O scillator m ode, the osc illator fre quency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general p urpose I/O p in. The I/O p in becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-4:

#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



# 2.4 RC Oscillator

For ti ming i nsensitive ap plications, the "R C" an d "RCIO" de vice op tions offer additional cost sa vings. The actual oscillator frequency is a function of several factors:


- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- operating temperature

Given the same device, operating voltage and temperature and component values, therewill also be unit-to-unit frequency variations. These are due to factors such as:


- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and CEXT

In the RC Oscillator mode, the os cillator fre quency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Fig ure 2-5 sho ws how the R/C combination is connected.





The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional g eneral purpose I/O p in. Th e I /O pi n becomes bit 6 of PORTA (RA6).




# 2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for us ers who wish to u se a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

### 2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is n ot available in this oscillator mode.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 configuration bits are programmed for HSPLL mode (= 0110).





# 2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block in selected oscillator modes. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INT OSC Modes"**.

# 2.6 Internal Oscillator Block

The PIC18F2420/2520/4420/4520 devices include an internal os cillator block which generates two different clock signals; either can be used as the microcontroller's clock so urce. Th is may el iminate t he n eed for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The ot her c lock s ource is the internal R C os cillator (INTRC), w hich provides a n ominal 31 kHz o utput. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These f eatures are di scussed i n g reater d etail i n Section 23.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, IN TRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 30).

### 2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be u sed for dig ital I/O. Two d istinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

### 2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz.

The IN TRC o scillator ope rates i ndependently of the INTOSC sou rce. Any ch anges in I NTOSC ac ross voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

### 2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTRC cl ock will rea ch the new frequency w ithin 8 clock cycles (approximately  $8 * 32 \ \mu s = 256 \ \mu s$ ). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to s elect w hich i nternal os cillator p rovides t he c lock source when the 31 kHz frequency option is selected. This is c overed in gre ater det ail in **Section 2.7.1 "Oscillator Control Register"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes.

### 2.6.4 PLL IN INTOSC MODES

The 4x frequency multiplier can be used with the internal o scillator blo ck to p roduce fas ter d evice cl ock speeds than are norm ally possible w ith an int ernal oscillator. Whe n ena bled, th e PLL pro duces a cl ock speed of up to 32 MHz.

Unlike H SPLL mo de, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal osc illator block as it s p rimary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> =111 or 110). If both of these conditions are not met, the PLL is disabled.

The PLLEN control bit is only functional in those internal oscillator modes where the PLL is available. In all other m odes, it is for cced to '0' and is effectively unavailable.

### 2.6.5 INTOSC FREQUENCY DRIFT

The fa ctory c alibrates the in ternal o scillator bl ock output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the USART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode", but other techniques may be used.

REGISTER 2-1:	OSCTUNE: OSCILLATOR TUNING REGISTER							
	R/W-0 R/W	-0 <sup>(1)</sup>	U-0	R/W-0 R/	′W -0	R/W-0 R	/W-0	R/W-0
	INTSRC PLL	EN <sup>(1)</sup>	_	TUN4	TUN3	TUN2	TUN1	TUN0
	bit 7							bit 0
bit 7	INTSRC: Interna							
	1 = 31.25 kHz c 0 = 31 kHz devi						e-by-256 en	abled)
bit 6	PLLEN: Freque	ncy Multij	plier PLL f	or INTOSC	Enable bit <sup>(1)</sup>			
	1 = PLL enable 0 = PLL disable		OSC (4 M	Hz and 8 Mł	Hz only)			
	Note 1: Avai and	-			•	is; otherwise ITOSC Mode		
bit 5	Unimplemented	d: Read a	<b>as</b> '0'					
bit 4-0	TUN4:TUN0: Fr	equency	Tuning bit	S				
	01111 = Maxim	um frequ	ency					
	•	•						
	•	•						
	00001							
	00000 = Center	frequence	cy. Oscillat	or module is	s running at	the calibrate	d frequency	/.
	11111							
	•	•						
	10000 = Minimum frequency							
		-	-					
	Legend:							
	R = Readable b	it	W = W	ritable bit	U = Unim	plemented b	oit, read as	'0'

'1' = Bit is set

# REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

### 2.6.5.1 Compensating with the USART

An adj ustment may be req uired when the USART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, in crement O SCTUNE to inc rease the clock frequency.

-n = Value at POR

#### 2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the pe ripheral cl ock, w hile the other is clocked by a fixed reference sou rce, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference ge nerates int errupts. Whe n a n in terrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal os cillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

#### 2.6.5.3 Compensating with the CCP Module in Capture Mode

x = Bit is unknown

'0' = Bit is cleared

A C CP module can use free runn ing Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is re corded for us e later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the tim e di fference be tween eve nts can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running to o fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

© 2004 Microchip Technology Inc.

# 2.7 Clock Sources and Oscillator Switching

Like pre vious PIC 18 d evices, the PIC 18F2420/2520/ 4420/4520 family i ncludes a feature that al lows th e device clock source to be switched from the main oscillator to an alt ernate low -frequency clock sour ce. PIC18F2420/2520/4420/4520 devices ofer two alternate clock sources. When an alternate clock source is enabled, the various power managed operating modes are available.

Essentially, the re ar e thre e cl ock s ources for t hese devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and R esonator m odes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits. Th e d etails of t hese modes a re covered earlier in this chapter. The **secondary oscillators** are those external sources not c onnected to t he O SC1 or O SC2 p ins. Th ese sources may continue to o perate even a fter th e controller is placed in a power managed mode.

PIC18F2420/2520/4420/4520 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power m anaged modes, is o ften the time base for functions such as a real-time clock.


Most often, a 32 .768 kHz watch crystal is connected between the R C0/T1OSO/T13CKI a nd R C1/T1OSI pins. Like the LP mod e osc illator cir cuit, loa ding capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator b lock** is a vailable as a po wer m anaged mode clock source. The INTRC source is also used as the clock source for s everal special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2420/2520/4420/4520 devices are show n in Figure 2-8. See **Section 23.0 "Special Featur es of the CPU"** f or Configuration register details.

FIGURE 2-8: PIC18F2420/2520/4420/4520 CLOCK DIAGRAM



# 2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock s ource. Th e av ailable c lock so urces ar e t he primary clock (defined by the FOSC3:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Int ernal Os cillator Frequency Se lect bit s (IRCF2:IRCF0) se lect t he f requency out put of th e internal oscillator block to drive the device clock. The choices are the INTRC so urce, the INTOSC so urce (8 MHz) or on e of the fre quencies de rived from the INTOSC p ostscaler (31.25 kHz to 4 MHz). If t he internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate ch ange on the i nternal oscillator's o utput. O n device Res ets, the de fault output frequency of th e internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by en abling th e d ivide-by-256 o utput o f th e INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC a lways remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is cu rrently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized an d is providing the device clock in R C Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable. The IDLEN bit determines if the device goes into Sleep mode o r on e of t he Idle m odes w hen t he SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in m ore d etail in **Section 3.0 "Power Managed Modes"**.

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock so urce. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
  - 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may o ccur while the Timer1 oscillator starts.

# 2.7.2 OSCILLATOR TRANSITIONS

PIC18F2420/2520/4420/4520 devices contain circuitry to prevent cl ock "gli tches" when sw itching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four c ycles of the new c lock so urce. Th is form ula assumes that the new clock source is stable.

Clock t ransitions ar e di scussed in g reater d etail in **Section 3.1.2 "Entering Power Managed Modes**".

# PIC18F2420/2520/4420/4520

#### REGISTER 2-2: OSCCON REGISTER

F	R/W-0	R/W-1	R/W-0	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0
II	DLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit	7							bit 0

bit 7 IDLEN: Idle Enable bit

1 = Device enters Idle mode on SLEEP instruction

0 = Device enters Sleep mode on SLEEP instruction

#### bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits

- 111 = 8 MHz (INTOSC drives clock directly)
- 110 = 4 MHz
- 101 = 2 MHz
- 100 = 1 MHz<sup>(3)</sup>
- 011 = 500 kHz 010 = 250 kHz
- 010 = 250 kHz001 = 125 kHz
- 000 = 31 kHz (from either INTOSC/256 or INTRC directly)<sup>(2)</sup>
- bit 3 OSTS: Oscillator Start-up Time-out Status bit<sup>(1)</sup>
  - 1 = Oscillator start-up time-out timer has expired; primary oscillator is running
  - 0 = Oscillator start-up time-out timer is running; primary oscillator is not ready
- bit 2 IOFS: INTOSC Frequency Stable bit
  - 1 = INTOSC frequency is stable
  - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits
  - 1x = Internal oscillator block
  - 01 = Secondary (Timer1) oscillator
  - 00 = Primary oscillator
    - Note 1: Reset state depends on state of the IESO configuration bit.
      - 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
      - **3:** Default output frequency of INTOSC on Reset.

## Legend:

Logonal		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$

# 2.8 Effects of Power Managed Modes on the Various Clock Sources

When PRI\_IDLE mode is selected, the designated primary oscillator continues to run w ithout interruption. For all oth er po wer m anaged modes, the os cillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In se condary clock mo des (SEC\_RUN a nd SEC\_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in a II power managed modes if required to cl ock Timer1 or Timer3.

In internal oscillator modes (RC\_RUN and RC\_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various s pecial features, re gardless of the power managed mode (see Section 23.2 "Watchdog Timer (WDT)", Section 23.3 "Two-Speed St art-up" an d Section 23.4 "Fail-Safe C lock M onitor" for m ore information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to c lock the device or m ay be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If the Sleep mode is selected, all clock sources are stopped. Si nce all the transistor s witching currents have been stopped, Sleep mode achieves the lowest current c onsumption of the de vice (only I eakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a rea ltime clock. Other features may be operating that do not require a device clock source (i.e., SSP s lave, PSP, INTn pin s an d oth ers). Peri pherals that may ad d significant curr ent consumption are listed in **Section 26.2 "DC Characteristics".** 

# 2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The de lays ensure t hat the d evice is k ept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and s table. Fo r ad ditional information on p ower-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a f ixed de lay on pow er-up (p arameter 3 3, Table 26-10). It is enabled by c learing (= 0) the PWRTEN configuration bit.

The s econd tim er i s t he O scillator S tart-up T imer (OST), intended to ke ep th e ch ip in Res et un til th e crystal oscillator is stable (LP, XT and HS modes). The OST d oes th is by co unting 10 24 o scillator c ycles before allowing the oscillator to clock the device.

When the H SPLL O scillator m ode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a del ay of in terval TCSD (pa rameter 38, Table 26-10), fol lowing POR, w hile th e c ontroller becomes ready to execute instructions. This delay runs concurrently with any oth er del ays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

OSC Mode	OSC1 Pin	OSC2 Pin		
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)		
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6		
INTIO2	Configured as PORTA, bit 7	Configured as PORTA, bit 6		
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6		
EC	Floating, pulled by external clock	At logic low (clock/4 output)		
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level		

TABLE 2-3:OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

NOTES:

# 3.0 POWER MANAGED MODES

PIC18F2420/2520/4420/4520 devices of fer a to tal of seven operating modes for more efficient power management. These modes provide a variety of options for selective p ower conservation in ap plications w here resources may be limited (i.e., battery-powered devices).

There are three categories of power managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (pr imary, s econdary or i nternal os cillator block); the Sleep mode does not use a clock source.

The po wer m anaged mo des in clude sev eral po wersaving fe atures of fered on previous PI Cmicro<sup>®</sup> devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the SIe ep mo de, offered by all PIC micro devices, where all device clocks are stopped.

### 3.1 Selecting Power Managed Modes

Selecting a power ma naged m ode requires tw o decisions: if the CPU is to be clocked or n ot and the selection of a c lock s ource. The ID LEN bit (OSCCON<7>) c ontrols C PU cloc king, w hile the SCS1:SCS0 bits (OSCCON<1:0>) selec t the clo ck source. The individual modes, bit settings clock sources and affected modules are summarized in Table 3-1.

# 3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

#### 3.1.2 ENTERING POWER MANAGED MODES

Switching from one power managed mode to an other begins by lo ading the O SCCON re gister. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits ca uses a n im mediate sw itch to the new clock source, assuming that it is run ning. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions a nd Status Indicators" and subsequent sections.

Entry to the Power Managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power managed mode does not always require s etting all of the se bits. M any transitions may be done by danging the osdilator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the ID LEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TADLE 5-1.	FOWE					
	OSC	CON Bits	Module	Clocking		
Mode	IDLEN <sup>(1)</sup> <7>	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source	
Sleep	0	N/A	Off	Off	None – All clocks are disabled	
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block <sup>(2)</sup> . This is the normal full power execution mode.	
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator	
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>	
PRI_IDLE	10	0	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC	
SEC_IDLE	10	1	Off	Clocked	Secondary – Timer1 Oscillator	
RC_IDLE	11	х	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>	

TABLE 3-1: POWER MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

# 3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three b its i ndicate the c urrent clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given pow er managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the I OFS bit is s et, the IN TOSC outp ut is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, the n either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 configuration bits, then both the OSTS and IOFS bits may be set when in PRI\_RUN or PRI\_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Ente ring another R C Power Managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is su pported by the low VDD. Improper device o peration may result if the VDD/Fosc specifications are violated.
  - 2: Executing a SLEEP in struction does not necessarily place the device i nto Sleep mode. It a cts as the t rigger to place the controller in to eit her the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

# 3.1.4 MULTIPLE SLEEP COMMANDS

The power managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power managed mode specified by the new setting.

# 3.2 Run Modes

In the Run m odes, c locks to bot h the co re and peripherals are active. The difference between these modes is the clock source.

# 3.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 23.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary cl ock so urce ( see **Section 2.7.1 "O scillator Control Register"**).


# 3.2.2 SEC\_RUN MODE


The SEC\_RUN mode is the compatible mode to the "clock s witching" f eature offered i n o ther PIC 18 devices. In this mode, the C PU and peripherals a re clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC\_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should al ready be running prior to entering SEC\_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC\_RUN m ode will not occur. If the Timer1 os cillator is e nabled, but not y et running, device clocks will be delayed until the os cillator h as started; in such situations, initial oscillator operation is far from stable and unpredictable ope ration ma y result.

On transitions from SEC\_RUN mode to PRI\_RUN, the peripherals and CPU continue to be clocked from the Timer1 o scillator w hile th e primary clock is started. When the primary clock becomes ready, a clock switch back to th e pri mary c lock oc curs (s ee Fi gure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected b y the wake-up; th e T imer1 oscillator continues to run.





### 3.2.3 RC\_RUN MODE

In R C\_RUN mode, th e C PU and p eripherals are clocked f rom the internal o scillator block u sing the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of a ll the R un modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the pri mary clock s ource is the in ternal oscillator block (either INTRC or IN TOSC), there are no di stinguishable d ifferences between PRI\_ RUN a nd RC\_RUN modes during execution. Ho wever, a clock switch de lay will oc cur during entry to and exit from RC\_RUN mode. Therefore, if the primary clock source is the internal os cillator bl ock, th e us e of R C\_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the cl ock sou rce is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.


Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible t o s elect a hi gher cl ock s peed than is supported by the low VDD. Improper dev ice operation may res ult if the VDD/Fosc specifications are violated.

If the IRCF bits and the INTSRC bit a re all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock so urce. T he INTRC so urce i s providing t he device clocks.


If the IR CF b its are c hanged from a II clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS b it b ecomes set aft er th e INT OSC o utput becomes stable. C locks to the device continue while the IN TOSC so urce st abilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before se tting SCS1 a nd th e INTOSC source was already stable, the IOFS bit will remain set. On transitions from RC\_RUN mode to PRI\_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock oc curs (s ee Fi gure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









#### 3.3 Sleep Mode

The Power Managed Sleep mode in the PIC18F2420/ 2520/4420/4520 de vices i s i dentical to the legacy Sleep mode offered in all other PICmicro devices. It is entered by clearing the IDLEN bit (the default state on device R eset) and ex ecuting the SLEEP in struction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal osc illator blo ck if eit her the Two-Speed S tart-up or the Fa il-Safe C lock Mo nitor a re enabled (see **Section 23.0 "Special Features of the CPU**"). In either case, the OSTS bit is set when the primary clo ck is pro viding the dev ice c locks. Th e IDLEN and SCS bits are not affected by the wake-up.

#### 3.4 Idle Modes

The ld le m odes al low th e c ontroller's C PU to b e selectively shut down while the peripherals continue to operate. Selecting a particular ldle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Se tting I DLEN and e xecuting a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is d elayed by an i nterval of T CSD (parameter 38, Table 26-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the in ternal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.









#### 3.4.1 PRI\_IDLE MODE

This mode is unique among the three Low-Power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then cle ar th e SC S bits and exe cute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock so urce. A delay of in terval T csD is required between the w ake even t and w hen cod e execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).


#### 3.4.2 SEC\_IDLE MODE

In SEC \_IDLE mode, th e C PU is d isabled but th e peripherals c ontinue to be clocked f rom th e T imer1 oscillator. This mode is entered from SEC\_RUN by set-


ting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock so urce is switched t ot he Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC\_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction w ill be i gnored a nd e ntry to SEC\_IDLE m ode w ill not oc cur. If th e Timer1 oscillator is en abled but not y et running, peripheral clocks will be delayed until the oscillator has started. In such situations, i nitial os cillator op eration i s f ar from st able and unp redictable operation may result.



### FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



## 3.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN b it and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to m aintain s oftware compatibility with future devices. The IN TOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary os cillator is s hut do wn and the O STS b it is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS b it b ecomes set , aft er th e INT OSC o utput becomes s table, after an in terval of T IOBST (parameter 39, Table 26-10). Clocks to the peripherals continue w hile the IN TOSC so urce st abilizes. If the IRCF b its w ere prev iously a t a n on-zero va lue, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF b its and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wakeup. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

### 3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a R eset or a WDT time-out. This section di scusses the triggers that c ause ex its from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

### 3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or res umes without b ranching (se e Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

### 3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a W DT R eset (see Section 23.2 "Watchdog T imer (WDT)").

The WD T ti mer and po stscaler are c leared b y executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

#### 3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit de lay time from R eset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code ex ecution c an begin be fore the primary cl ock becomes ready. If either the Two-Speed Start-up (see Section 23.3 "Two-Speed S tart-up") or Fai I-Safe Clock Monitor (see Section 23.4 "F ail-Safe C lock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

#### 3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain ex its from p ower m anaged m odes d o n ot invoke the OST at all. There are two cases:

- PRI\_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In t hese instances, the primary c lock s ource e ither does not require an oscillator start-up delay since it is already running (PR I\_IDLE), or norm ally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator m odes). However, a fixed delay of i nterval TCSD fol lowing the wake event is still required when leaving Sle ep and Id le m odes to all ow th e C PU to prepare for e xecution. Instruction execution re sumes on the first clock cycle following this delay.

# TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE<br/>(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)
	LP, XT, HS		
Primary Device Clock	HSPLL	TCSD(1)	OSTS
(PRI_IDLE mode)	EC, RC	10500	
	INTOSC <sup>(2)</sup>		IOFS
	LP, XT, HS	Tost <sup>(3)</sup>	
T1OSC or INTRC <sup>(1)</sup>	HSPLL	Tos⊤ + t <sub>rc</sub> <sup>(3)</sup>	OSTS
	EC, RC	Tcsd <sup>(1)</sup>	
F	INTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOFS
	LP, XT, HS	Tost <sup>(4)</sup>	
INTOSC <sup>(2)</sup>	HSPLL	Tos⊤ + t <sub>rc</sub> <sup>(3)</sup>	OSTS
	EC, RC	Tcsd <sup>(1)</sup>	
F	INTOSC <sup>(1)</sup>	None	IOFS
	LP, XT, HS	Tost <sup>(3)</sup>	
None	HSPLL	Tost + t <sub>rc</sub> <sup>(3)</sup>	OSTS
(Sleep mode)	EC, RC	Tcsd <sup>(1)</sup>	
F	INTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOFS

**Note 1:** TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4 "Idle Modes"**). On Reset, INTOSC defaults to 1 MHz.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

**3:** TOST is the Oscillator Start-up Timer (parameter 32). t<sub>rc</sub> is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.

4: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

# 4.0 RESET

The PIC18F2420/2520/4420/4520 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by  $\overline{MCLR}$ , POR and BOR and covers the operation of the various start-up timers. S tack R eset events a re covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

### 4.1 RCON Register

Device R eset events a re tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just oc curred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The R CON r egister al so has c ontrol bits f or s etting interrupt priority (IPEN) and s oftware c ontrol of the BOR (SBO REN). Interrupt p riority i s d iscussed in Section 9.0 "In terrupts". B OR is co vered i n Section 4.4 "Brown-out Reset (BOR)".





# PIC18F2420/2520/4420/4520

#### REGISTER 4-1: RCON REGISTER

R/W-0	R/W-1 <sup>(1)</sup>	U-0	R/W-1	R-1	R-1	R/W-0 <sup>(2)</sup>	R/W-0
IPEN	SBOREN	—	RI	TO	PD	POR	BOR
bit 7							bit C
IPEN: Ir	terrupt Priority	Enable bit					
	ble priority level ble priority leve			CXXX Comp	atibility mod	le)	
	N: BOR Softwa						
	N1:BOREN0 =	01:					
	t is enabled t is disabled						
	N1:BOREN0 =	00 10 <b>or</b> 1	1.				
	abled and read		<u> </u>				
Unimple	emented: Read	<b>as</b> '0'					
RI: RESI	T Instruction F	lag bit					
0 = The	RESET instruct RESET instruct own-out Reset	ion was exe				t be set in sol	ftware afte
TO: Wat	chdog Time-ou	Flag bit					
	by power-up, ⊂ /DT time-out oc		ruction or SI	JEEP instruc	tion		
0 = A W	•••	curred		JEEP instruc	tion		
0 = A W <b>PD:</b> Pov 1 = Set	DT time-out oc	curred tion Flag bit by the CLR	t WDT instruc		tion		
0 = A W PD: Pow 1 = Set 0 = Set POR: Po	DT time-out oc ver-down Detec by power-up or by execution of ower-on Reset \$	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup>	t WDT instruc instruction	tion			
0 = A W PD: Pow 1 = Set 0 = Set POR: Po 1 = A P	/DT time-out oc ver-down Detec by power-up or by execution of	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ	t WDT instruc instruction urred (set b	iion y firmware c	nly)	r-on Reset o	ccurs)
0 = A W PD: Pov 1 = Set 0 = Set POR: Po 1 = A P 0 = A P	DT time-out oc ver-down Detec by power-up or by execution of ower-on Reset \$ ower-on Reset	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m	t WDT instruc instruction urred (set b	iion y firmware c	nly)	r-on Reset o	ccurs)
0 = A W <b>PD</b> : Pow 1 = Set $0 = Set$ <b>POR</b> : Po 1 = A P $0 = A P$ <b>BOR</b> : Bi 1 = A B	DT time-out oc ver-down Detect by power-up or by execution of ower-on Reset s ower-on Reset ower-on Reset ower-on Reset rown-out Reset	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ	t WDT instruction urred (set b nust be set i curred (set b	tion y firmware o n software a by firmware o	nly) fter a Powe only)		
0 = A W PD: Pov 1 = Set 0 = Set POR: Po 1 = A P 0 = A P BOR: Bi 1 = A B 0 = A B	/DT time-out oc ver-down Detec by power-up or by execution of ower-on Reset ower-on Reset ower-on Reset ower-on Reset rown-out Reset rown-out Reset	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ occurred (m	t WDT instruction Purred (set b hust be set i curred (set b nust be set	tion y firmware o n software a by firmware a in software a	only) fter a Powe only) after a Brow	n-out Reset	
0 = A W PD: Pov 1 = Set $0 = Set$ POR: Po 1 = A P $0 = A P$ BOR: Bo 1 = A B $0 = A B$ Note	DT time-out oc ver-down Detect by power-up or by execution of ower-on Reset ower-on Reset ower-on Reset rown-out Reset rown-out Reset rown-out Reset rown-out Reset rown-out Reset	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ occurred (r is enabled,	t WDT instruction surred (set b nust be set i curred (set b nust be set its Reset st	tion y firmware o n software a by firmware o in software a ate is '1'; oth	nly) fter a Powe only) after a Brow nerwise, it is	n-out Reset	occurs)
0 = A W PD: Pov 1 = Set $0 = Set$ $POR: Po$ $1 = A P$ $0 = A P$ BOR: Bo 1 = A B $0 = A B$ Note	DT time-out oc ver-down Detect by power-up or by execution of ower-on Reset ower-on Reset ower-on Reset rown-out Reset rown-out Reset rown-out Reset rown-out Reset 1: If SBOREN 2: The actual F	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ occurred (r is enabled, Reset value ving t his res	t WDT instruction surred (set b nust be set i curred (set b nust be set its Reset st of POR is c	tion y firmware o n software a oy firmware o in software a ate is '1'; oth letermined b	only) fter a Powe only) after a Brow nerwise, it is y the type o	n-out Reset	occurs) et. See th
0 = A W PD: Pov 1 = Set $0 = Set$ POR: Po 1 = A P $0 = A P$ BOR: Bo 1 = A B $0 = A B$ Note	<ul> <li>/DT time-out oc ver-down Detectory power-up or by execution of power-on Reset sower-on Reset rown-out Reset rown-out Reset rown-out Reset</li> <li>1: If SBOREN</li> <li>2: The actual Finotes follow additional in</li> </ul>	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ occurred (r is enabled, Reset value ving t his res	t WDT instruction surred (set b nust be set i curred (set b nust be set its Reset st of POR is c	tion y firmware o n software a oy firmware o in software a ate is '1'; oth letermined b	only) fter a Powe only) after a Brow nerwise, it is y the type o	n-out Reset	occurs) et. See th
0 = A W PD: Pov 1 = Set 0 = Set POR: Po 1 = A P 0 = A P BOR: Bi 1 = A B 0 = A B Note	<ul> <li>/DT time-out oc ver-down Detectory power-up or by execution of power-on Reset sower-on Reset rown-out Reset rown-out Reset rown-out Reset</li> <li>1: If SBOREN</li> <li>2: The actual Finotes follow additional in</li> </ul>	curred tion Flag bit by the CLR the SLEEP Status bit <sup>(2)</sup> has not occ occurred (m Status bit has not occ occurred (r is enabled, Reset value ving t his re- formation.	t WDT instruction surred (set b nust be set i curred (set b nust be set its Reset st of POR is c	tion y firmware o n software a oy firmware a in software a ate is '1'; oth letermined b <b>Section 4.6</b>	only) fter a Powe only) after a Brow herwise, it is by the type o	n-out Reset	occurs) et. See th <b>isters</b> " fo

**Note 1:** It is recommended that the POR bit be set after a Pow er-on R eset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

# 4.2 Master Clear (MCLR)

The MCLR pin p rovides a me thod for t riggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The  $\overline{\text{MCLR}}$  pin is not driven low by any internal Resets, including the WDT.

In PIC18F2420/2520/4420/4520 devices, the  $\overline{\text{MCLR}}$  input can be disabled with the MCLRE configuration bit. When  $\overline{\text{MCLR}}$  is disabled, the pin be comes a digital input. See **Section 10.5** "**PORTE, TRISE a nd LATE Registers**" for more information.

### 4.3 **Power-on Reset (POR)**

A Power-on R eset pulse is generated on-chip whenever V DD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (p arameter D004). For a s low rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device op erating p arameters (vo It-age, freq uency, tem perature, etc.) must be met to ensure operation. If these conditions are not met, the device m ust b e h eld i n R eset un til the operating conditions are met.

POR events are captured by the  $\overrightarrow{POR}$  bit (RCON<1>). The state of the bt is set to '0' whenever a POR occurs; it does not change for any other Reset event.  $\overrightarrow{POR}$  is not res et to '1' by an y ha rdware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

#### FIGURE 4-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the V DD power-up slope is too slow. The diode D helps disc harge the capacitor quickly when VDD powers down.
  - **2:**  $R < 40 \text{ k}\Omega$  is recommended to make sure that the v oltage dr op acros s R does not violat e the device's electrical specification.
  - 3:  $R1 \ge 1 \ k \ \Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C, in the event of  $\overline{MCLR}/VPP$  pi n brea kdown, due t o Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## 4.4 Brown-out Reset (BOR)

PIC18F2420/2520/4420/4520 d evices implement a BOR circuit that provides the u ser with a number of configuration and power-saving options. The BOR is controlled b y the BO RV1:BORV0 and BOREN1:BOREN0 configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is ena bled (an y v alues of BO REN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD ris es a bove V BOR; it then will keep the chip in Reset for an add itional tim e del ay, T PWRT (parameter 33). If VDD dr ops b elow V BOR while the Power-up Timer is running, the chip will go back into a Brown-out R eset and the Po wer-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Pow er-on T imer (PWRT) a re independently configured. Enabling BOR Reset does not automatically enable the PWRT.

#### 4.4.1 SOFTWARE ENABLED BOR

When BO REN1:BOREN0 = 01, t he BO R c an b e enabled or d isabled by the user in software. This is done wi th th e c ontrol b it, SBOREN (RCON<6>). Setting SBOR EN en ables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR c urrent is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BO RV1:BORV0 c onfiguration bits. It
	cannot be changed in software.

#### 4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

#### 4.4.3 DISABLING BOR IN SLEEP MODE

When B OREN1:BOREN0 = 10, th e BO R re mains under ha rdware control and o perates as p reviously described. Whe never the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for ap plications to recover from brown-out s ituations, w hile ac tively ex ecuting c ode, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	figuration	Status of				
BOREN1	BOREN0	SBOREN (RCON<6>)				
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the configuration bits.			
01		Available	BOR enabled in software; operation controlled by SBOREN.			
10		Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.			
11		Unavailable	BOR enabled in hardware; must be disabled by reprogramming the configuration bits.			

TABLE 4-1: BOR CONFIGURATIONS

## 4.5 Device Reset Timers

PIC18F2420/2520/4420/4520 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before co de is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

#### 4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18F2420/2520/ 4420/4520 devices is an 1 1-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32  $\mu$ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details.

The PW RT is enabled by c learing the PW RTEN configuration bit.

#### 4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 102 4 oscillator cy cle (f rom O SC1 in put) de lay af ter th e PWRT delay is over (parameter 33). This ensures that the c rystal os cillator o r res onator has st arted an d stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power managed modes.

#### 4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL m ode, the time-out sequence following a Power-on Reset is slightly different from other os cillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

#### 4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration a nd the status of the PWRT. Fi gure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Fi gure 4-7 al I depict ti me-out s equences on po wer-up, with the Power-up Timer enabled and the device operating in HS Os cillator m ode. Fig ures 4-3 th rough 4-6 a lso apply to de vices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, all time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high w ill begin ex ecution im mediately (Figure 4-5). This is useful for testing purposes or to synchronize m ore t han one PIC1 8FXXXX device operating in parallel.


Oscillator	Power-up <sup>(2)</sup> a	Power-up <sup>(2)</sup> and Brown-out						
Configuration	<b>PWRTEN</b> = 0	PWRTEN = 1	Power Managed Mode					
HSPLL	66 ms <sup>(1)</sup> + 1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>					
HS, XT, LP	66 ms <sup>(1)</sup> + 1024 Tosc	1024 Tosc	1024 Tosc					
EC, ECIO	66 ms <sup>(1)</sup>	—	—					
RC, RCIO	66 ms <sup>(1)</sup>	—	—					
INTIO1, INTIO2	66 ms <sup>(1)</sup>	—	—					

#### TABLE 4-2:TIME-OUT IN VARIOUS SITUATIONS


**Note 1:** 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.


# PIC18F2420/2520/4420/4520




### FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




### FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# PIC18F2420/2520/4420/4520







## 4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown o n PO R and un changed by a II other Resets. The other registers are forced to a "R eset state" depending on the type of Reset that occurred.

Most registers a ren ot a ffected by a W DT w ake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register,  $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are us ed in software to de termine the nature of the Reset. Table 4-4 de scribes the R eset st ates for all of the Special Function Registers. These are categorized by Power-on and Brow n-out R esets, Ma ster C lear and WDT Resets and WDT wake-ups.

		1						<u></u>		
Condition	Program		RCC		STKPTR Register					
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF	
Power-on Reset	0000h	1	1	1	1	0	0	0	0	
RESET Instruction	0000h	ս <b>(2)</b>	0	u	u	u	u	u	u	
Brown-out Reset	0000h	ս <b>(2)</b>	1	1	1	u	0	u	u	
MCLR during Power Managed Run Modes	0000h	<sub>ປ</sub> (2)	u1u			uu		u	u	
MCLR during Power Managed Idle Modes and Sleep Mode	0000h	u <b>(2)</b>	u10			uu		u	u	
WDT Time-out during Full Power or Power Managed Run Mode	0000h	u <b>(2)</b>	u0u			uu		u	u	
MCLR during Full Power Execution	0000h	u <b>(2)</b>	uuu			uu		u	u	
Stack Full Reset (STVREN = 1)	0000h	ս <b>(2)</b>	uuu			uu		1	u	
Stack Underflow Reset (STVREN = 1)	0000h	u <b>(2)</b>	uuu			uu		u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u <b>(2)</b>	uuu			uu		u	1	
WDT Time-out during Power Managed Idle or Sleep Modes	PC + 2	u <b>(2)</b>	u00			uu		u	u	
Interrupt Exit from Power Managed Modes	PC + 2 <sup>(1)</sup>	u <b>(2)</b>	uu0			uu		u	u	

# TABLE 4-3:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION<br/>FOR RCON REGISTER

**Legend:** u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is '0'.

Register	A	opplicabl	e Device	S	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2420	20 2520 4420 4		4520	0 0000	0 0000	0 uuuu <b>(3)</b>	
TOSH	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>	
TOSL	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>	
STKPTR	2420	2520	4420	4520	00-0 0000	uu-0 0000	uu-u uuuu <sup>(3)</sup>	
PCLATU	2420	2520	4420	4520	0 0000	0 0000	u uuuu	
PCLATH	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
PCL	2420	2520	4420	4520	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>	
TBLPTRU	2420	2520	4420	4520	00 0000	00 0000	uu uuuu	
TBLPTRH	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
TABLAT	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
PRODH	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PRODL	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INTCON	2420	2520	4420	4520	0000 000x	0000 000u	uuuu uuuu <sup>(1)</sup>	
INTCON2	2420	2520	4420	4520	1111 -1-1	1111 -1-1	uuuu -u-u <b>(1)</b>	
INTCON3	2420	2520	4420	4520	11-0 0-00	11-0 0-00	uu-u u-uu <b>(1)</b>	
INDF0	2420	2520	4420	4520	N/A	N/A	N/A	
POSTINC0	2420	2520	4420	4520	N/A	N/A	N/A	
POSTDEC0	2420	2520	4420	4520	N/A	N/A	N/A	
PREINC0	2420	2520	4420	4520	N/A	N/A	N/A	
PLUSW0	2420	2520	4420	4520	N/A	N/A	N/A	
FSR0H	2420	2520	4420	4520	0000	0000	uuuu	
FSR0L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	սսսս սսսս	
WREG	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF1	2420	2520	4420	4520	N/A	N/A	N/A	
POSTINC1	2420	2520	4420	4520	N/A	N/A	N/A	
POSTDEC1	2420	2520	4420	4520	N/A	N/A	N/A	
PREINC1	2420	2520	4420	4520	N/A	N/A	N/A	
PLUSW1	2420	2520	4420	4520	N/A	N/A	N/A	

#### TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

# PIC18F2420/2520/4420/4520

Register	A	opplicabl	e Device	s	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	2420	2520	4420	4520	0000	0000	uuuu	
FSR1L	2420	2520	4420	4520	XXXX XXXX	uuuu uuuu	uuuu uuuu	
BSR	2420	2520	4420	4520	0000	0000	uuuu	
INDF2	2420	2520	4420	4520	N/A	N/A	N/A	
POSTINC2	2420	2520	4420	4520	N/A	N/A	N/A	
POSTDEC2	2420	2520	4420	4520	N/A	N/A	N/A	
PREINC2	2420	2520	4420	4520	N/A	N/A	N/A	
PLUSW2	2420	2520	4420	4520	N/A	N/A	N/A	
FSR2H	2420	2520	4420	4520	0000	0000	uuuu	
FSR2L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	2420	2520	4420	4520	x xxxx	u uuuu	u uuuu	
TMR0H	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
TMR0L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TOCON	2420	2520	4420	4520	1111 1111	1111 1111	uuuu uuuu	
OSCCON	2420	2520	4420	4520	0100 q000	0100 q000	uuuu uuqu	
HLVDCON	2420	2520	4420	4520	0-00 0101	0-00 0101	u-uu uuuu	
WDTCON	2420	2520	4420	4520	0	0	u	
RCON <sup>(4)</sup>	2420	2520	4420	4520	0q-1 11q0	0q-q qquu	uq-u qquu	
TMR1H	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	2420	2520	4420	4520	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
PR2	2420	2520	4420	4520	1111 1111	1111 1111	1111 1111	
T2CON	2420	2520	4420	4520	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
SSPADD	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	

#### TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

Register	A	opplicabl	e Device	s	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
ADRESH	2420	2520	4420	4520	xxxx xxxx	սսսս սսսս		
ADRESL	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	2420	2520	4420	4520	00 0000	00 0000	uu uuuu	
ADCON1	2420	2520	4420	4520	00 0qqq	00 0qqq	uu uuuu	
ADCON2	2420	2520	4420	4520	0-00 0000	0-00 0000	u-uu uuuu	
CCPR1H	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR1L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP1CON	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
CCFICON	2420	2520	4420	4520	00 0000	00 0000	uu uuuu	
CCPR2H	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR2L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP2CON	2420	2520	4420	4520	00 0000	00 0000	uu uuuu	
BAUDCON	2420	2520	4420	4520	01-0 0-00	01-0 0-00	uu uuuu	
PWM1CON	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
F00D440	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
ECCP1AS	2420	2520	4420	4520	0000 00	0000 00	uuuu uu	
CVRCON	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
CMCON	2420	2520	4420	4520	0000 0111	0000 0111	uuuu uuuu	
TMR3H	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR3L	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T3CON	2420	2520	4420	4520	0000 0000	uuuu uuuu	uuuu uuuu	
SPBRGH	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
SPBRG	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
RCREG	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
TXREG	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
TXSTA	2420	2520	4420	4520	0000 0010	0000 0010	uuuu uuuu	
RCSTA	2420	2520	4420	4520	0000 000x	0000 000x	uuuu uuuu	
EEADR	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
EEDATA	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
EECON2	2420	2520	4420	4520	0000 0000	0000 0000	0000 0000	
EECON1	2420	2520	4420	4520	xx-0 x000	uu-0 u000	uu-0 u000	

#### TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

# PIC18F2420/2520/4420/4520

Register	A	pplicabl	e Device	S	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
IPR2	2420	2520	4420	4520	11-1 1111	11-1 1111	uu-u uuuu	
PIR2	2420	2520	4420	4520	00-0 0000	00-0 0000	uu-u uuuu <b>(1)</b>	
PIE2	2420	2520	4420	4520	00-0 0000	00-0 0000	uu-u uuuu	
IPR1	2420	2520	4420	4520	1111 1111	1111 1111	uuuu uuuu	
IPRI	2420	2520	4420	4520	-111 1111	-111 1111	-uuu uuuu	
PIR1	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>	
	2420	2520	4420	4520	-000 0000	-000 0000	-uuu uuuu <sup>(1)</sup>	
PIE1	2420	2520	4420	4520	0000 0000	0000 0000	uuuu uuuu	
FIEI	2420	2520	2520 4420		-000 0000	-000 0000	-uuu uuuu	
OSCTUNE	2420	2520	4420	4520	00-0 0000	00-0 0000	uu-u uuuu	
TRISE	2420	2520	4420	4520	0000 -111	0000 -111	uuuu -uuu	
TRISD	2420	2520	4420	4520	1111 1111	1111 1111	uuuu uuuu	
TRISC	2420	2520	4420	4520	1111 1111	1111 1111	uuuu uuuu	
TRISB	2420	2520	4420	4520	1111 1111	1111 1111	uuuu uuuu	
TRISA <sup>(5)</sup>	2420	2520	4420	4520	1111 1111 <b>(5)</b>	1111 1111 <b>(5)</b>	uuuu uuuu <sup>(5)</sup>	
LATE	2420	2520	4420	4520	xxx	uuu	uuu	
LATD	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATC	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATB	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATA <sup>(5)</sup>	2420	2520	4420	4520	<sub>XXXX</sub> <sub>XXXX</sub> (5)	uuuu uuuu <sup>(5)</sup>	uuuu uuuu <sup>(5)</sup>	
PORTE	2420	2520	4420	4520	xxxx	uuuu	uuuu	
PORTD	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTB	2420	2520	4420	4520	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA <sup>(5)</sup>	2420	2520	4420	4520	xx0x 0000 <b>(5)</b>	uu0u 0000 <b>(5)</b>	uuuu uuuu <sup>(5)</sup>	

#### TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

## 5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The da ta EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program m emory is provided in Section 6.0 "Flash Pr ogram Memory". Dat a EEP ROM is discussed separately in Section 7.0 "Data EEPROM Memory".

### 5.1 Program Memory Organization


PIC18 m icrocontrollers i mplement a 2 1-bit pro gram counter, which is ca pable of addressing a 2-M byte program memory space. Accessing a location between the upp er bou ndary of the phy sically im plemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2420 a nd PI C18F4420 each h ave 16 Kbytes of Flash memory and can store up to 8,192 single-word i nstructions. Th e PIC 18F2520 an d PIC18F4520 each hav e 32 Kbytes of FI ash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector ad dress is a t 000 0h a nd th e in terrupt v ector addresses are at 0008h and 0018h.

The pr ogram m emory ma p fo r PIC 18F2420/2520/ 4420/4520 devices is shown in Figure 5-1.

#### FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2420/2520/4420/4520 DEVICES



#### 5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the P C<20:16> bit s; it is als on ot directly rea dable or writable. Updates to the PC writable. Updates to the PC vegister are performed through the PCLATH register contains the P C<20:16> bit s; it is als on ot directly rea dable or writable. Updates to the PC u register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Si milarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets t o the PC (s ee **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the pro gram memory. To prevent the PC from be coming misaligned with w ord instructions, the Least Significant bit of PCL is fixed to a v alue of '0'. The PC in crements by 2 to add ress sequential instructions in the program memory.

The CALL, RCALL, GOTO a nd program br anch instructions write to the program counter directly. For these in structions, the c ontents of PC LATH an d PCLATU are not transferred to the program counter.

#### 5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, STKPTR. The stack space is not part of either program or data space. The stack pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the stack pointer is first incremented and the location pointed to by the stack po inter is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop f rom the s tack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.


The s tack pointer is ini tialized to '00000' af ter al I Resets. There is no RAM associated with the location corresponding to a stack pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

#### 5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (T OS) is readable and w ritable. A s et of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if neœssary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

#### FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



#### 5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the stack pointer value, the STKFUL (stack full) status bit and the STKUNF (stack underflow) status bits. The value of the stack pointer can be 0 t hrough 31. The stack pointer increments b efore v alues are p ushed on to the stack and decrements after values are popped off the stack. On Reset, the stack pointer value will be zero. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by s oftware or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow R eset En able) c onfiguration bit. (R efer to **Section 23.1 "Configuration Bits**" for a description of the d evice c onfiguration bits.) If ST VREN is s et (default), the 31 st push will push the (PC + 2) value onto the st ack, set the STKFUL bit and res et the device. The STKFUL bit will remain set and the stack pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the st ack has be en popped en ough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an
	underflow has the effect of vec toring the
	program t o th e R eset vector, w here th e
	stack conditions can b e v erified an d
	appropriate actions can be taken. This is
	not the same as a Reset, as the contents
	of the SFRs are not affected.

#### 5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a de sirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the stack pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

### REGISTER 5-1: STKPTR REGISTER

ER 3-1.	SINFIKK	EGISTER						
	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL <sup>(1)</sup>	STKUNF <sup>(1)</sup>	—	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7	STKFUL: Si	tack Full Flag b	<sub>oit</sub> (1)					
		ecame full or ov as not become		rflowed				
bit 6	STKUNF: S	tack Underflow	Flag bit <sup>(1)</sup>					
		nderflow occurr nderflow did no						
bit 5	Unimpleme	nted: Read as	'0'					
bit 4-0	<b>SP4:SP0:</b> S	tack Pointer Lo	ocation bits	6				
	Note 1:	Bit 7 and bit 6 a	are cleared	d by user so	ftware or by	/ a POR.		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are en abled by setting the STVR EN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFU L or STKUNF bit a nd then cau se a de vice R eset. When STVREN is deared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a dev ice R eset. The STKFU L or ST KUNF bits a re cleared by the user software or a Power-on Reset.

#### 5.1.3 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their as sociated re gisters i f th e RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be u sed reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values s tored by t he I ow priority interrupt w ill be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, W REG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fas t register st ack during a su broutine call and return.

#### EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1,	FAST	;STATUS, WREG, BSR
		;SAVED IN FAST REGISTER
		; STACK
•		
•		
SUB1 •		
RETURN,	FAST	RESTORE VALUES SAVED
		;IN FAST REGISTER STACK

#### 5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of dat a st ructures, or lo ok-up t ables, in program memory. F or P IC18 de vices, I ook-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the p rogram counter. An e xample is sh own i n Example 5-2.

A look-up table can be form ed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction loc ation and roo m on the return address stack is required.

#### EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET, W	
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

#### 5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per p rogram word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Lat ch (TABLAT) register con tains the data that is read from or written to program memory. Data is transferred to or from program memory on e byte at a time.

Table re ad an d t able w rite o perations are discussed further in Section 6.1 "T able Rea ds a nd T able Writes".

### 5.2 PIC18 Instruction Cycle

#### 5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the prog ram counter is incremented on ev ery Q1; the instruction is fet ched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed du ring the following Q1 through Q 4. Th e clocks an d ins truction ex ecution fl ow are s hown in Figure 5-3.

#### 5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction C ycle" consists of four Q cy cles: Q1 through Q4. The in struction fetch and ex ecute are pipelined in such a manner that a fetch t akes one instruction cy cle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively e xecutes in on e cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction R egister (IR) in cy cle Q 1. This instruction is the n d ecoded and ex ecuted d uring th e Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand rea d) and written during Q4 (destination write).



#### FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

	Тсү0	TCY1	TCY2	TCY3	TCY4	TCY5		
1. MOVLW 55h	Fetch 1	Execute 1		Į.	,			
2. MOVWF PORTB		Fetch 2	Execute 2					
3. BRA SUB_1			Fetch 3	Execute 3		_		
4. BSF PORTA, BIT3 (1	Forced NOP)			Fetch 4	Flush (NOP)			
5. Instruction @ addres	ss SUB_1				Fetch SUB_1	Execute SUB_1		
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.								

#### 5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC <20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 "Instruction Set Summary" provides further details of the instruction set.

IGURE 5-4: INST	NUCTIO		AM MEMOR	1	
			<b>LSB =</b> 1	<b>LSB</b> = 0	Word Address $\downarrow$
	Program N			000000h	
	Byte Locat	ions $\rightarrow$			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

#### INCTRUCTIONS IN PROCEMM MEMORY

#### 5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO a nd LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence - immediately after the first word the data in the second word is accessed and used by

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional in struction that changes the PC . Example 5-4 shows how this works.

Note:	See Section 5.6 " PIC18 Instruc tion
	Execution and the Exten ded Instruc-
	tion Set" for information on two-word
	instructions in the extended instruction set.

CASE 1:			
Object Code	Source Code		
0110 0110 0000 0000	TSTFSZ REG	1 ;	is RAM location 0?
1100 0001 0010 0011	MOVFF REG	1, REG2 ;	No, skip this word
1111 0100 0101 0110		;	Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG	3;	continue code
CASE 2:			
Object Ocole			

#### **TWO-WORD INSTRUCTIONS** EXAMPLE 5-4:

	; Execute this word as a NOP
ADDWF REG3	; continue code
Source Code	
TSTFSZ REG1	; is RAM location 0?
MOVFF REG1, REG2	; Yes, execute this word
	; 2nd word of instruction
ADDWF REG3	; continue code
	Source Code TSTFSZ REG1 MOVFF REG1, REG2

-----

#### 5.3 Data Memory Organization

Note:	The operation of some a spects of da ta							
	memory a re c hanged when the PI C18							
	extended in struction set is enabled. See							
	Section 5.5 "Da ta M emory a nd t he							
	Extended Ins truction Set" f or more							
	information.							

The data memory in PIC18 devices is implemented as static RAM. Each register in the dat a memory has a 12-bit address, al lowing up to 409 6 by tes of da ta memory. The memory space is divided into as many as 16 banks that contain 256 by tes e ach; PIC18F2420/2520/4420/4520 de vices im plement all 16 banks. Figure 5-5 shows the data memory organization for the PIC18F2420/2520/4420/4520 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and sc ratchpad op erations i n th e u ser's application. Any read of an unimplemented location will read as '0's.

The instruction set and a rchitecture all ow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Add ressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of G PR Bank 0 without using the BSR. **Section 5.3.2 "A ccess Bank"** pr ovides a detailed description of the Access RAM.

#### 5.3.1 BANK SELECT REGISTER (BSR)

Large area s o f da ta m emory req uire an ef ficient addressing sc heme to m ake rap id a ccess to an y address po ssible. I deally, this means that an en tire address does not need to be provided for each read or write operation. For PIC 18 d evices, th is i s accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending o n th e i nstruction, each location can b e addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer.

Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's ad dress; the ins truction it self includes the 8 Least Significant bits. Only the four lower bits of the BSR are im plemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR ind icates the bank in dat a memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a dat a read or write. For example, writing w hat sh ould be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.


While any bank can be selected, only those banks that are a ctually implemented c an be re ad or written t o. Writes to unimplemented ba nks are ign ored, w hile reads from unimplemented banks will return '0's. Even so, the Status re gister will s till be af fected a s if th e operation w as s uccessful. The d ata m emory map in Figure 5-5 indicates which banks are implemented.

In the core PIC1 8 in struction set, on ly the MOVFF instruction full y s pecifies the 1 2-bit add ress of the e source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.


# PIC18F2420/2520/4420/4520



#### FIGURE 5-5: DATA MEMORY MAP FOR PIC18F2420/4420 DEVICES



#### FIGURE 5-6: DATA MEMORY MAP FOR PIC18F2520/4520 DEVICES



#### FIGURE 5-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

#### 5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address a llows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. O therwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an op eration, b ut a n SF R is written to i nstead. Verifying an d/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which all ows us ers to access a mapped block of me mory without specifying a BSR. The Acc ess Bank consists of the first 1 28 by tes of memory (00h-7Fh) in Bank 0 and the last 128 by tes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper hal f is al so where the dev ice's SFR s a re mapped. These two areas are mapped contiguously in the Ac cess Bank and can b e a ddressed in a l inear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is for ced to u se the A ccess Bank a ddress m ap; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to ac cess rap idly, s uch a s i mmediate c omputational results or common pro gram variables. A ccess R AM also allows for f aster and more code efficient context saving and switching of variables.

The mapping of the Acc ess Bank is sl ightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the A ccess Bank in Indexed Literal Offset Mode".

#### 5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. G PRs st art at the bottom of B ank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a P ower-on Reset and are unchanged on all other Resets.

#### 5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function R egisters (SFR s) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFR s start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's Status register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SF Rs a re ty pically d istributed am ong the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

#### TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2420/2520/4420/4520 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(1)</sup> FB	Fh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 <sup>(1)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(1)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(1)</sup>	FBCh	CCPR2H	F9Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 <sup>(1)</sup>	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON <sup>(3)</sup>	F97h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS <sup>(3)</sup>	F96h	TRISE <sup>(3)</sup>
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD <sup>(3)</sup>
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)
FEFh	INDF0 <sup>(1)</sup> F	CFh	TMR1H	FAFh	SPBRG	F8Fh	(2)
FEEh	POSTINC0 <sup>(1)</sup>	FCEh	TMR1L	FAEh	RCREG	F8Eh	(2)
FEDh	POSTDEC0 <sup>(1)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	LATE <sup>(3)</sup>
FECh	PREINC0 <sup>(1)</sup>	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD <sup>(3)</sup>
FEBh	PLUSW0 <sup>(1)</sup>	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	(2)
FE7h	INDF1 <sup>(1)</sup>	FC7h	SSPSTAT	FA7h	EECON2 <sup>(1)</sup>	F87h	(2)
FE6h	POSTINC1 <sup>(1)</sup>	FC6h	SSPCON1	FA6h	EECON1	F86h	(2)
FE5h	POSTDEC1 <sup>(1)</sup>	FC5h	SSPCON2	FA5h	(2)	F85h	(2)
FE4h	PREINC1 <sup>(1)</sup>	FC4h	ADRESH	FA4h	(2)	F84h	PORTE <sup>(3)</sup>
FE3h	PLUSW1 <sup>(1)</sup>	FC3h	ADRESL	FA3h	(2)	F83h	PORTD <sup>(3)</sup>
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 28-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	49, 54
TOSH	Top-of-Stack,	High Byte (TC	DS<15:8>)	•					0000 0000	49, 54
TOSL	Top-of-Stack,	Low Byte (TO	S<7:0>)						0000 0000	49, 54
STKPTR	STKFUL	STKUNF	—	SP4	SP3	SP2	SP1	SP0	00-0 0000	49, 55
PCLATU	—	Holding Register for PC<20:16>								49, 54
PCLATH	Holding Regis	ster for PC<15	:8>						0000 0000	49, 54
PCL	PC, Low Byte	e (PC<7:0>)							0000 0000	49, 54
TBLPTRU	—	-	bit 21	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	20:16>)	00 0000	49, 76
TBLPTRH	Program Memory Table Pointer, High Byte (TBLPTR<15:8>)								0000 0000	49, 76
TBLPTRL	Program Memory Table Pointer, Low Byte (TBLPTR<7:0>)								0000 0000	49, 76
TABLAT	Program Memory Table Latch								0000 0000	49, 76
PRODH	Product Regi	ster, High Byte	;						xxxx xxxx	49, 89
PRODL	Product Regi	ster, Low Byte							xxxx xxxx	49, 89
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	49, 93
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	—	RBIP	1111 -1-1	49, 94
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE		INT2IF	INT1IF	11-0 0-00	49, 95
INDF0	Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)								N/A	49, 69
POSTINC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)							al register)	N/A	49, 69
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)						al register)	N/A	49, 69	
PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)						register)	N/A	49, 69	
PLUSW0	Uses content value of FSR		ddress data n	nemory – value	e of FSR0 pre-	incremented (	not a physical	register) –	N/A	49, 69
FSR0H	—	—	_	—	Indirect Data	Memory Addr	ess Pointer 0,	High Byte	0000	49, 69
FSR0L	Indirect Data	Memory Addre	ess Pointer 0,	Low Byte					xxxx xxxx	49, 69
WREG	Working Regi	ister							xxxx xxxx	49
INDF1	Uses content	s of FSR1 to a	ddress data n	nemory – value	e of FSR1 not	changed (not	a physical reg	ister)	N/A	49, 69
POSTINC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	e of FSR1 pos	t-incremented	(not a physica	al register)	N/A	49, 69
POSTDEC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	e of FSR1 pos	t-decremented	d (not a physic	al register)	N/A	49, 69
PREINC1	Uses content	s of FSR1 to a	ddress data n	nemory – value	e of FSR1 pre-	incremented (	not a physical	register)	N/A	49, 69
PLUSW1	Uses content value of FSR		ddress data n	nemory – value	e of FSR1 pre-	incremented (	not a physical	register) –	N/A	49, 69
FSR1H	—	—	—	—	Indirect Data	Memory Addr	ess Pointer 1,	High Byte	0000	50, 69
FSR1L	Indirect Data	Memory Addre	ess Pointer 1,	Low Byte	-				xxxx xxxx	50, 69
BSR	—	—	—	—	Bank Select F	Register			0000	50, 59
INDF2				nemory – value					N/A	50, 69
POSTINC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	e of FSR2 pos	t-incremented	(not a physica	al register)	N/A	50, 69
POSTDEC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	e of FSR2 pos	t-decremented	d (not a physic	al register)	N/A	50, 69
PREINC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	e of FSR2 pre-	incremented (	not a physical	register)	N/A	50, 69
PLUSW2	Uses content value of FSR		ddress data n	nemory – value	e of FSR2 pre-	incremented (	not a physical	register) –	N/A	50, 69
FSR2H	—	_		—	Indirect Data	Memory Addr	ess Pointer 2,	High Byte	0000	50, 69
FSR2L	Indirect Data	Memory Addre	ess Pointer 2,	Low Byte					xxxx xxxx	50, 69
STATUS	_	—	_	N	OV	Z	DC	С	x xxxx	50, 67

#### **TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2420/2520/4420/4520)**

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition Note

The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See 1: Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'

3: The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configuration bit = 0). Otherwise, RE3 reads as '0'. This bit is 4: read-only.

RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. 5: When disabled, these bits read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ter, High Byte							0000 0000	50, 125
TMR0L	Timer0 Regis	ter, Low Byte							xxxx xxxx	50, 125
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	50, 123
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	30, 50
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	50, 245
WDTCON	—	—	_	_	_	_	—	SWDTEN	0	50, 259
RCON	IPEN	SBOREN <sup>(1)</sup>	—	RI	TO	PD	POR	BOR	0q-1 11q0	42, 48, 102
TMR1H	Timer1 Regis	ner1 Register, High Byte								
TMR1L	Timer1 Regis	ter, Low Bytes	;						XXXX XXXX	50, 131
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	50, 127
TMR2	Timer2 Regis	ter							0000 0000	50, 134
PR2	Timer2 Perio	d Register							1111 1111	50, 134
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	50, 133
SSPBUF	SSP Receive	Buffer/Transn	nit Register						XXXX XXXX	50, 169, 170
SSPADD	SSP Address	Register in I <sup>2</sup>	C Slave Mode	. SSP Baud R	ate Reload Re	gister in I <sup>2</sup> C N	Aaster Mode.		0000 0000	50, 170
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	50, 162, 171
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	50, 163, 172
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	50, 173
ADRESH	A/D Result R	egister, High E	Byte					•	xxxx xxxx	51, 232
ADRESL	A/D Result R	egister, Low B	yte						xxxx xxxx	51, 232
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	51, 223
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	51, 224
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	51, 225
CCPR1H	Capture/Com	pare/PWM Re	gister 1, High	Byte					xxxx xxxx	51, 140
CCPR1L	Capture/Com	pare/PWM Re	gister 1, Low I	Byte					xxxx xxxx	51, 140
CCP1CON P1	M1 <sup>(2)</sup> P1	M0 <sup>(2)</sup>	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	51, 139, 147
CCPR2H	Capture/Com	pare/PWM Re	gister 2, High	Byte					xxxx xxxx	51, 140
CCPR2L	Capture/Com	pare/PWM Re	gister 2, Low I	Byte					xxxx xxxx	51, 140
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	51, 139
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	51, 204
PWM1CON	PRSEN	PDC6 <sup>(2)</sup>	PDC5 <sup>(2)</sup>	PDC4 <sup>(2)</sup>	PDC3 <sup>(2)</sup>	PDC2 <sup>(2)</sup>	PDC1 <sup>(2)</sup>	PDC0 <sup>(2)</sup>	0000 0000	51, 156
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(2)</sup>	PSSBD0(2)	0000 0000	51, 157
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	51, 239
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	51, 233
TMR3H	Timer3 Regis	ter, High Byte							xxxx xxxx	51, 137
TMR3L	Timer3 Regis	ter, Low Byte							xxxx xxxx	51, 137
	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	51, 135

#### TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2420/2520/4420/4520) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configuration bit = 0). Otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

# PIC18F2420/2520/4420/4520

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRGH	EUSART Bau	ud Rate Gener	ator Register,	High Byte					0000 0000	51, 206
SPBRG	EUSART Baud Rate Generator Register, Low Byte						0000 0000	51, 206		
RCREG	EUSART Red	EUSART Receive Register							0000 0000	51, 213
TXREG	EUSART Tra	EUSART Transmit Register							0000 0000	51, 211
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	51, 202
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	51, 203
EEADR	EEPROM Address Register						0000 0000	51, 74, 83		
EEDATA	EEPROM Da	ta Register							0000 0000	51, 74, 83
EECON2	EEPROM Co	ntrol Register	2 (not a physi	cal register)					0000 0000	51, 74, 83
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	51, 75, 84
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	11-1 1111	52, 101
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	00-0 0000	52, 97
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	00-0 0000	52, 99
IPR1	PSPIP <sup>(2)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	52, 100
PIR1	PSPIF <sup>(2)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	52, 96
PIE1	PSPIE <sup>(2)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	52, 98
OSCTUNE	INTSRC	PLLEN <sup>(3)</sup>	_	TUN4	TUN3	TUN2	TUN1	TUN0	0q-0 0000	27, 52
TRISE <sup>(2)</sup>	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	52, 118
TRISD <sup>(2)</sup>	PORTD Data Direction Control Register						1111 1111	52, 114		
TRISC	PORTC Data Direction Control Register							1111 1111	52, 111	
TRISB	PORTB Data Direction Control Register 1111						1111 1111	52, 108		
TRISA	TRISA7 <sup>(5)</sup> TRISA6 <sup>(5)</sup> Data Direction Control Register for PORTA					1111 1111	52, 105			
LATE <sup>(2)</sup>	-	—	—	—	—		Latch Registe		xxx	52, 117
LATD <sup>(2)</sup>	PORTD Data Latch Register (Read and Write to Data Latch) x						xxxx xxxx	52, 114		
LATC	PORTC Data Latch Register (Read and Write to Data Latch)							xxxx xxxx	52, 111	
LATB	PORTB Data Latch Register (Read and Write to Data Latch)							xxxx xxxx	52, 108	
LATA	LATA7 <sup>(5)</sup>	LATA6 <sup>(5)</sup>	PORTA Data	Latch Registe	r (Read and V	Vrite to Data L	atch)		xxxx xxxx	52, 105
PORTE	—	—	—	—	RE3 <sup>(4)</sup>	RE2 <sup>(2)</sup>	RE1 <sup>(2)</sup>	RE0 <sup>(2)</sup>	xxxx	52, 117
PORTD <sup>(2)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	52, 114
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	52, 111
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	52, 108
PORTA	RA7 <sup>(5)</sup>	RA6 <sup>(5)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	52, 105

#### TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2420/2520/4420/4520) (CONTINUED)

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configuration bit = 0). Otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

#### 5.3.5 STATUS REGISTER

The Status register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the Status register is u pdated ac cording t o th e i nstruction p erformed. Therefore, the result of an instruction with the Status register as i ts de stination m ay b e different than intended. As an example, CLRF STATUS will set the Z bit a nd leave the rem aining status bits unchanged ('000u u1uu').

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions a re us ed to al ter the S tatus register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register.

For other instructions that do not affect Status bits, see the ins truction s et s ummaries in T able 24-2 an d Table 24-3.

Note: The C and DC bits operate as the borrow and di git borrow bits, respectively, in subtraction.

#### REGISTER 5-2: STATUS REGISTER

	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		—	—	Ν	OV	Z	DC	С
	bit 7							bit 0
bit 7-5	Unimplemented: Read as '0'							
bit 4	N: Negative bit							
	This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = $1$ ).							ult was
	<ul> <li>1 = Result was negative</li> <li>0 = Result was positive</li> </ul>							
bit 3	<ul> <li>OV: Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>							
bit 2	Z: Zero bit							
	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>							
bit 1	<b>DC:</b> Digit Carry/borrow bit For ADDWF, ADDLW, SUBLW and SUBWF instructions:							
	<ul> <li>1 = A carry-out from the 4th low-order bit of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit of the result</li> </ul>							
	<b>Note:</b> For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.						•	
bit 0	· · · · · · · · · · · · · · · · · ·							
	For ADDWF, ADDLW, SUBLW and SUBWF instructions: 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred							
	<b>Note:</b> For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.							
	Legend:							]
	R = Read	able bit	VV = V	Vritable bit	U = Unir	nplemented	bit, read as	'0'

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 5.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. See Section 5.5 "Data Memory
	and the Extended Instruction Set " for
	more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- •D irect
- •I ndirect

An additional addressing mode, Indexed Literal Offset, is a vailable w hen the ext ended i nstruction s et i s enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

# 5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opc ode. This is known as Li teral Add ressing mo de because the y require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 5.4.2 DIRECT ADDRESSING

Direct ad dressing sp ecifies all or p art of the so urce and/or destination address of the operation within the opcode it self. The o ptions a re specified by th e arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented ins tructions us e s ome v ersion of d irect addressing by default. All of these instructions include some 8 -bit lit eral add ress a s t heir Lea st Sign ificant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Acc ess Bank") as the da ta source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "B ank Sele ct Register (BSR)") a re used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Acc ess RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit ad dress (either s ource or de stination) in the ir opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions with out the 'd' a rgument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

### 5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a boation in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The re gisters fo r in direct add ressing are a lso implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, au to-decrementing o r of fsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

#### EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

#### 5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is ac complished w ith a s et of Indirect File Operands, INDF0 through INDF2. These can be tho ught of a s "virtual" re gisters: they a re mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's t arget. T he INDF o perand is ju st a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.


#### 5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these a re "v irtual" registers that c annot be indirectly read or written to. Accessing these registers actually accesses the as sociated FSR register p air, b ut a lso performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with PO STDEC, PO STINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the Status register (e.g., Z, N, OV, etc.).



# © 2004 Microchip Technology Inc.

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the v alue in the W regi ster, us ers can reach ad dresses that are fix ed of fsets from po inter addresses. In so me applications, this can be used to implement s ome powerful pro gram control s tructure, such as software stacks, inside of data memory.

#### 5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in su ccessful op erations. As a sp ecific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 us ing INDF0 as an op erand w ill return 00 h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 wi II write t he same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. U sers sh ould pro ceed c autiously w hen working on these registers, p articularly if their cod e uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

# 5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended in struction s et (XINST configuration bit = 1) s ignificantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear ad dressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Ind irect Add ressing mode; inherent and li teral instructions do not change at al I. In direct addressing with FSR0 and FSR1 also remain unchanged.

## 5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the b ehavior of i ndirect ad dressing us ing the FSR2 register p air w ithin Access R AM. U nder the prop er conditions, instructions that use the Access Bank – that is, most bit-oriented and by te-oriented i nstructions – can invoke a form of i ndexed a ddressing us ing a n offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended ins truction se t, thi s addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Acc ess Bank. In stead, the v alue is interpreted as an offset value to an add ress pointer, specified by F SR2. The of fset and the contents of FSR2 are ad ded to ob tain the t arget add ress of the operation.

### 5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing a re p otentially affected by the Indexed Literal O ffset Ad dressing mo de. Thi s i ncludes al I byte-oriented and bit-oriented instructions, or a Imost one-half o f the s tandard PIC18 i nstruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or abo ve. Ins tructions m eeting the se cri teria w ill continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is des cribed in mo re de tail in **Section 24.2.1 "Extended Instruction Syntax"**.


#### FIGURE 5-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

**EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

#### When 'a' = 0 and $f \ge 60h$ :

The ins truction ex ecutes in Direct Forced mode. 'f' is interpreted as a location in the Access R AM be tween 0 60h and 0FFh. This is the same as locations 06 0h to 0 7Fh (Bank 0) and F 80h t o FFFh (Bank 15) of data memory.

Locations below 60 h are not available in th is ad dressing mode.



#### When 'a' = 0 and $f \le 5Fh$ :

The instruction ex ecutes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR 2. The two are ad ded toge ther to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When 'a' = 1 (all values of f):

The ins truction ex ecutes in Direct mo de (also kn own as Direct Long mode). 'f' is interpreted as a location in one of the 1 6 b anks of th e d ata memory s pace. Th e bank is designated by the Bank Select Register (BSR). Th e ad dress can be in any implemented bank in the da ta memory space.


#### 5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The u se of Ind exed Literal O ffset Add ressing m ode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located any where in the da ta memory s pace. The v alue of FSR2 e stablishes th e lower b oundary of t he a ddresses mapped in to th e window, while the upper boundary is defined by FSR2 plus 95 (5Fh). A ddresses in the Access RAM above 5Fh are ma pped as previously described (se e **Section 5.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-10. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

# 5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the ex tended instruction s et a dds eight additional commands to the ex isting PIC18 instruction set. These instructions are ex ecuted as described in **Section 24.2 "Extended Instruction Set**".

#### FIGURE 5-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



## 6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 by tes at a time. Pro gram memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or eras ing pro gram me mory will c ease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An int ernal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid in struction. Ex ecuting a program memory location that forms an invalid instruction results in a NOP.

#### 6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table re ad ope rations re trieve da ta f rom pro gram memory a nd places it i nto th e data R AM space. Figure 6-1 sh ows th e op eration of a t able read with program memory and data RAM.

Table write operations store data from the data memory space i nto h olding registers in pr ogram memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5 "Writing to FI ash P rogram Memory". Fi gure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and endat any byte address. If a table write is being used to write executable code into pr ogram memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



# PIC18F2420/2520/4420/4520

#### FIGURE 6-2: TABLE WRITE OPERATION



#### 6.2 Control Registers

Several control registers are us ed in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 re gister (Re gister 6-1) is the control register for memory accesses. The EECON2 register is not a ph ysical register; it is us ed ex clusively in the memory w rite and e rase sequences. R eading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a prog ram or d ata EEPRO M memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When s et, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM m emory. Wh en s et, subsequent o perations will o perate on configuration registers reg ardless of EEPGD (s ee Section 23.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase op eration. W hen FR EE i s set, th e e rase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is							
	read as '1'. This can indicate that a write							
	operation was prematurely terminated by							
	a R eset, or a w rite ope ration w as							
	attempted improperly.							

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when t he write is c omplete. It m ust be cleared in software.

5TER 6-1:	EECON1 REGISTER										
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD			
	bit 7							bit 0			
hit 7		ach Dragra	m or Doto F		man Calaat	<b>b</b> :+					
bit 7		•			mory Select	DIL					
			Iram memor ROM memor	-							
bit 6	CFGS: Flas	sh Program	/Data EEPR	OM or Conf	iguration Se	lect bit					
			ion registers ram or data	s EEPROM r	nemory						
bit 5	Unimpleme	ented: Rea	<b>d as</b> '0'								
bit 4	FREE: Flas	h Row Eras	se Enable bi	it							
		d by comple	etion of eras	w addresse e operation)	d by TBLPTI )	R on the nex	kt WR comm	hand			
hit 0					Flog bit						
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit										
	<ul> <li>1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt)</li> </ul>										
	0 = The write operation completed										
	Note:			rs, the EEPC he error con	GD and CFG dition.	S bits are n	ot cleared.				
bit 2	WREN: Fla	sh Program	/Data EEPF	ROM Write E	nable bit						
	1 = Allows write cycles to Flash program/data EEPROM										
		•	s to Flash p	rogram/data	EEPROM						
bit 1	WR: Write										
	1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.										
	(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)										
			EEPROM is		,						
bit 0	RD: Read (	Control bit									
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can										
	only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read										
	0 = D0es fi	ot miliate a		Teau							
	Legend:										
	R = Reada	ole bit	W = W	/ritable bit							
	S = Bit can	be set by s	oftware, but	not cleared	U = Unim	plemented	bit, read as	'0'			

#### REGISTER 6-1: EECON1 REGISTER

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High By te and Table Point ter Lo w Byte (TBLPTRU:TBLPTRH:TBLPTRL). These th ree registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to a ddress up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Poin ter register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table op eration. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

#### 6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 prog ram me mory h olding regi sters i s w ritten t o. When the timed write to program memory begins (via the W R bi t), t he 1 6 MSbs of t he T BLPTR (TBLPTR<21:6>) de termine w hich prog ram mem ory block of 64 byt es is w ritten to. For m ore det ail, se e **Section 6.5 "Writing to Flash Program Memory"**.


When an e rase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 de scribes t he re levant bo undaries of TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




#### 6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD pl aces the byte pointed to in to TABLAT. In ad dition, TBLP TR can be m odified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows t he i nterface b etween th e in ternal pr ogram memory and the TABLAT.

#### FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ WORD	110 0 01			
—	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

#### 6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk er ased. W ord erase in the Flash a rray is no t supported.

When ini tiating an erase sequence from the m icrocontroller itself, a block of 64 bytes of program memory is e rased. The M ost Sig nificant 16 bits of the TBLPTR<21:6> po int to the blo ck bei ng era sed. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to en able write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction exe cution is halted w hile in a lo ng w rite cycle. The long write will be terminated by the internal programming timer.

#### 6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the ECON1 register for the erase operation:
  - set EEPGD bit to point to program memory;
  - clear the CFGS bit to access program memory;
  - set WREN bit to enable writes;
  - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will be gin the row erase cycle.
- 7. The C PU will st all for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVLW MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE ROW	110 1 111		
	BSF BCF BSF BSF BCF	EECON1, EEPGD EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE	; point to Flash program memory ; access Flash program memory ; enable write to memory ; enable Row Erase operation ; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF MOVLW MOVWF	EECON2 0AAh EECON2	; write 55h ; write 0AAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

#### EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

#### 6.5 Writing to Flash Program Memory

The minimum pr ogramming b lock is 32 w ords or 64 bytes. Word or byte programming is not supported.


Table w rites a re us ed i nternally to loa d the hol ding registers needed to program the Flash memory. There are 64 h olding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be te rminated by the internal programming timer.

The EEPRO M on-c hip tim er c ontrols the write time. The write/erase voltages are generated by an on-c hip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying in dividual bytes, it is not necessary to I oad all 64 holding registers before executing a write operation.

#### FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



## 6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  - set EEPGD bit to point to program memory;
  - · clear the CFGS bit to access program memory;
  - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address nee ds to be w ithin the intended address range of the 64 bytes in the holding register.

#### EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 0-3: V		U FLASH PROGRAM IN	
	MOVLW	D'64	; number of bytes in erase block
	MOVWF	COUNTER	
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
READ_BLOCK			
	TBLRD*+		; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER ;	done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	DATA_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	DATA_ADDR_LOW	
	MOVWF	FSR0L	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		; dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
WRITE_BUFFER_BACK		5///	
	MOVLW	D'64	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_BYTE_TO_HREGS			
	MOVFF	POSTINCO, WREG	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE_WORD_TO_HREGS	

EXAMPLE 6-3:	WRITI	NG TO F	LASH PROGR	A	M MEMORY (CONTINUED)
PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h			
Required	MOVWF	EECON2		;	write 55h
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts
	BCF	EECON1,	WREN	;	disable write to memory

#### 6.5.2 WRITE VERIFY

Depending on the application, good p rogramming practice m ay di ctate tha t th e v alue written t o th e memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

#### 6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected R eset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a W DT Time-out R eset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

#### 6.5.4 **PROTECTION AGAINST** SPURIOUS WRITES

To protect against spu rious writes to Flash program memory, the w rite ini tiate sequence must als o be followed. See Section 23.0 "Special Features of the CPU" for more detail.

#### 6.6 Flash Program Operation During **Code Protection**

See Section 23.5 "Program Verification and Code Protection" for details on c ode p rotection of Fl ash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU		—	bit 21	Program Me	mory Table F	Pointer Uppe	r Byte (TBLP	TR<20:16>)	49
TBPLTRH	Program M	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	>)			49
TBLPTRL	Program M	emory Table	Pointer L	ow Byte (TB	LPTR<7:0>)	)			49
TABLAT	Program M	emory Table	Latch						49
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	49
EECON2	EEPROM C	Control Regis	ter 2 (not	t a physical r	egister)				51
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

#### **TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY**

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

## 7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SF Rs are used to re ad an d write to t he data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the a ddress of t he EEPROM location b eing accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and w rites the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in **Section 26.0 " Electrical Characteristics"**) for e xact limits.

#### 7.1 EEADR Register

The EEAD R reg ister is us ed to add ress the da ta EEPROM for read and write op erations. The 8-b it range of the register can address a memory range of 256 bytes (00h to FFh).

#### 7.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a s imilar manner for the da ta EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When c lear, op erations wil I access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD b it selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in h ardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During norm al op eration, the WRERR
	may read as '1'. This can indicate that a
	write o peration w as prematurely t ermi-
	nated by a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit can be set but not cleared in software. It is only cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR2<4>) is set
	when the write is complete. It must be
	cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and c leared by ha rdware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

The EEC ON2 register is not a physical register. It is used exc lusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

# PIC18F2420/2520/4420/4520

### REGISTER 7-1: EECON1 REGISTER

ER 7-1:	EECON1 F	REGISTER	2								
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7	<b>EEPGD:</b> Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory										
bit 6	CFGS: Flas	sh Program	/Data EEPR	OM or Conf	iguration Sel	lect bit					
		0	on registers ram or data	EEPROM m	nemory						
bit 5	Unimplem	ented: Rea	<b>d as</b> '0'								
bit 4	FREE: Flas	sh Row Eras	se Enable bi	t							
		d by comple	etion of eras		d by TBLPTI )	R on the ne	kt WR comm	hand			
bit 3		WRERR: Flash Program/Data EEPROM Error Flag bit									
	1 = A write normal	operation i operation,		ely terminate per write atte	ed (any Rese	t during sel	f-timed prog	ramming in			
	Note:		RERR occur tracing of th		GD and CFG dition.	S bits are n	ot cleared.				
bit 2	1 = Allows	write cycles	n/Data EEPR s to Flash pr s to Flash p	ogram/data	EEPROM						
bit 1	WR: Write	Control bit									
	(The o The W	peration is s R bit can or		nd the bit is o ot cleared) i	or a progran cleared by ha n software.)						
bit 0	RD: Read (	-		·							
	<ul> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 0 = Does not initiate an EEPROM read</li> </ul>										
	Legend:							]			
	R = Reada	ble bit	W = W	ritable bit							

v			
R = Readable bit	W = Writable bit		
S = Bit can be set by softw	are, but not cleared	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control b it (EECON1<7>) and the n s et control b it, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

#### 7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EED ATA reg ister. T he s equence i n Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (w rite 55h to EEC ON2, w rite 0 AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable w rites. Th is mechanism pre vents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be k ept clear at all times, except when up dating th e EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cy cle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit, EEIF, is s et. Th e u ser m ay ei ther en able this interrupt o r poll this bit. EEIF m ust be c leared b y software.

#### 7.5 Write Verify

Depending o n th e a pplication, good p rogramming practice m ay di ctate that th e v alue written t o th e memory should be v erified against the original value. This should be used in ap plications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1:	DATA EEPROM READ

MOVLW	DATA_EE_ADDR	;	
MOVWF	EEADR	;	Data Memory Address to read
BCF	EECON1, EEPGD	;	Point to DATA memory
BCF	EECON1, CFGS	;	Access EEPROM
BSF	EECON1, RD	;	EEPROM Read
MOVF	EEDATA, W	;	W = EEDATA

EXAMPLE 7-2:	DATA EEPROM WRITE
$L \land \land w $	

	MOVLW	DATA_EE_ADDI	ę ;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_DATA	A ;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEP	D ; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREI	I ; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREI	I ; Disable writes on write complete (EEIF set)

#### 7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in configuration w ords. External read an d write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect configuration b it. Refer to **Section 23.0 "Special Features o f the CPU"** for r add itional information.

#### 7.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been im plemented. On po wer-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Pow er-up T imer per iod (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help pre vent an ac cidental w rite du ring bro wn-out, power glitch or software malfunction.

#### 7.8 Using the Data EEPROM

The da ta EEPROM is a hi gh e ndurance, by te addressable array that h as be en optimized for th e storage of f requently changing in formation (e.g., program v ariables or o ther data that are upd ated often). F requently c hanging values w ill typically b e updated more often than specification D124. If t his is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, ID s, c alibration, etc.) s hould be s tored in Flash program memory.

A simple data EEPRO M refresh routine is shown in Example 7-3.

Note: If data EEPROM is only us ed to s tore constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

-			
	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	i
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	49
EEADR	EEPROM Address Register						51		
EEDATA	EEPROM Data Register						51		
EECON2	EEPROM Co	EEPROM Control Register 2 (not a physical register)						51	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP CMIP — EEIP BCLIP HLVDIP TMR3IP CCP2IP						52		
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

#### TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

## 8.0 8 x 8 HARDWARE MULTIPLIER

#### 8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation d oes no t af fect a ny fla gs in the S tatus register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of hig her c omputational th roughput an d reduced c ode s ize f or m ultiplication al gorithms a nd allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A com parison of va rious hard ware an d software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

#### 8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when o ne of the arguments is a lready lo aded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

8 x 8 SIGNED MULTIPLY

#### EXAMPLE 8-2:

		ROUTINE	
MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ->	
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; - ARG1	
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG2	

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
	Without hardware multiply	13	69	6.9 μs2	7.6 µs6	9 μs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
00	Without hardware multiply	33	91	9.1 μs3	6.4 μs9	1 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs6	μs	
16 x 16 unsigned	Without hardware multiply	21	242	24.2 μs9	6.8 μs	242 μs	
	Hardware multiply	28	28	2.8 μs	11.2 μs2	8 µs	
	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs1	6.0 μs4	0 µs	

#### TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 s hows the sequence t o d o a  $16 \times 16$  unsigned m ultiplication. Equ ation 8-1 sh ows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

#### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

#### EXAMPLE 8-3: 16 x 16 UNSIGNED

#### MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L *ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H *ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L *ARG2H->
			; PRODH:PRODL
	MOVF		;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF		;
		RES1, F	,
		PRODH, W	; products
		RES2, F	;
		WREG	i
	ADDWFC	RES3, F	;

Example 8-4 s hows the sequence t o d o a 1 6 x 1 6 signed multiply. Equ ation 8-2 s hows the al gorithm used. The 32 -bit res ult is sto red in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

#### EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		NICLI	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	
	MOVFF	PRODL, RESO	
;		110022, 11200	,
'	MOVF	ARG1H, W	
		ARG1H, W ARG2H	; ARG1H * ARG2H ->
	MOLWF	ARGZH	
	MOUTER		; PRODH:PRODL
		PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	i
		ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF		; products
		RES2, F	;
	CLRF	WREG	;
		RES3, F	;
	ADDWIC	REDUCT, I	1
;	BARGG	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA	SIGN_ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB	RES3	
;			
SIG	N_ARG1		
			; ARG1H:ARG1L neg?
	BRA	CONT_CODE	; no, done
		ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB	RES3	
;			
CON	IT_CODE		
	:		

## 9.0 INTERRUPTS

The PIC18F2420/2520/4420/4520 devices have multiple interrupt sources and an interrupt priority feature that a llows most interrupt sources to be as signed a high priority level or a lowpriority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0 018h. High priority in terrupt events will interrupt any low priority interrupts that may be in progress.

There are t en registers which a re used to control interrupt operation. These registers are:

- RCON
- •I NTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). Whe n interrupt priority is enabled, the re are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt fl ag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. In dividual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is c leared ( default s tate), the interrupt priority feature is disabled and interrupts are compatible with PICmicro<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCO N<6> is the PEIE bit, w hich enables/disables a II pe ripheral in terrupt s ources. INTCON<7> is the GIE bit, which enables/disables all interrupt s ources. All in terrupts bran ch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High p riority int errupt s ources c an i nterrupt a I ow priority interrupt. L ow p riority in terrupts are n ot processed while high priority interrupts are in progress.

The return address is pu shed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in s oftware be fore re-enabling int errupts to avoid recursive interrupts.


The "return f rom in terrupt" instruction, RETFIE, e xits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be thre e to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

**Note:** Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

# PIC18F2420/2520/4420/4520





#### 9.1 INTCON Registers

The IN TCON registers are read able and writable registers, which contain various en able, priority and flag bits.

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or t he global enable b it. U ser s oftware s hould e nsure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 9-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7	<u>When IPE</u> 1 = Enable 0 = Disabl <u>When IPE</u> 1 = Enable	es all unmasked interrupts es all interrupts
bit 6	PEIE/GIEI	L: Peripheral Interrupt Enable bit
	0 = Disabl <u>When IPE</u> 1 = Enable	es all unmasked peripheral interrupts es all peripheral interrupts <u>N = 1:</u> es all low priority peripheral interrupts
		es all low priority peripheral interrupts
bit 5		TMR0 Overflow Interrupt Enable bit
		es the TMR0 overflow interrupt es the TMR0 overflow interrupt
bit 4	INTOIE: IN	IT0 External Interrupt Enable bit
		es the INT0 external interrupt es the INT0 external interrupt
bit 3	RBIE: RB	Port Change Interrupt Enable bit
		es the RB port change interrupt es the RB port change interrupt
bit 2	TMR0IF: 1	FMR0 Overflow Interrupt Flag bit
		register has overflowed (must be cleared in software) register did not overflow
bit 1	INTOIF: IN	IT0 External Interrupt Flag bit
		IT0 external interrupt occurred (must be cleared in software) IT0 external interrupt did not occur
bit 0	RBIF: RB	Port Change Interrupt Flag bit
		st one of the RB7:RB4 pins changed state (must be cleared in software) of the RB7:RB4 pins have changed state
	Note:	A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC18F2420/2520/4420/4520

#### REGISTER 9-2: INTCON2 REGISTER

INTCON2	REGISTER	2					
R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RBIP
bit 7							bit 0
RBPU: PC	RTB Pull-up	Enable bit					
1 = All PO	RTB pull-up	s are disable	d				
0 = PORT	B pull-ups ar	e enabled b	y individual p	ort latch val	ues		
INTEDG0:	External Inte	errupt 0 Edge	e Select bit				
	pt on rising e	•					
0 = Interru	pt on falling	edge					
INTEDG1:	External Inte	errupt 1 Edge	e Select bit				
	pt on rising	•					
	pt on falling	0					
	External Inte		e Select bit				
	ipt on rising e	•					
	pt on falling	0					
-	ented: Read						
	MR0 Overflo	w Interrupt I	Priority bit				
1 = High p	•						
0 = Low p	riority						

#### bit 1 Unimplemented: Read as '0'

- bit 0 RBIP: RB Port Change Interrupt Priority bit
  - 1 = High priority
  - 0 = Low priority

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 9-3: INTCON3 REGISTER

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	_	INT2IF	INT1IF
bit 7							bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

- bit 6 INT1IP: INT1 External Interrupt Priority bit
  - 1 = High priority
  - 0 = Low priority

bit 5 Unimplemented: Read as '0'

bit 4 INT2IE: INT2 External Interrupt Enable bit

- 1 = Enables the INT2 external interrupt
- 0 = Disables the INT2 external interrupt
- bit 3 INT1IE: INT1 External Interrupt Enable bit
  - 1 = Enables the INT1 external interrupt
  - 0 = Disables the INT1 external interrupt
- bit 2 Unimplemented: Read as '0'

bit 1 INT2IF: INT2 External Interrupt Flag bit

- 1 = The INT2 external interrupt occurred (must be cleared in software)
- 0 = The INT2 external interrupt did not occur

bit 0 **INT1IF:** INT1 External Interrupt Flag bit

- 1 = The INT1 external interrupt occurred (must be cleared in software)
- 0 = The INT1 external interrupt did not occur

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	ed bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt so urces, the re a re t wo Pe ripheral In terrupt Request Flag registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

#### REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
t 7							bit 0

<ul> <li>t 7</li> <li>PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit<sup>(1)</sup></li> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> <li>Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.</li> <li>ADIF: A/D Converter Interrupt Flag bit</li> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer, RCREG, is full (cleared when TXREG is read)</li> <li>0 = The EUSART transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare ma</li></ul>
<ul> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> <li>Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.</li> <li>ADIF: A/D Converter Interrupt Flag bit</li> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART receive buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> <li>Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.</li> <li>ADIF: A/D Converter Interrupt Flag bit</li> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>2 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>ADIF: A/D Converter Interrupt Flag bit</li> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART Transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>1 = TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART Transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>2 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>0 = The A/D conversion is not complete</li> <li>RCIF: EUSART Receive Interrupt Flag bit</li> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART Transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART Transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>0 = The EUSART receive buffer is empty</li> <li>TXIF: EUSART Transmit Interrupt Flag bit</li> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>Capture mode:</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>DWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>Capture mode:</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>0 = The EUSART transmit buffer is full</li> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>Capture mode:</li> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>Capture mode: <ol> <li>A TMR1 register capture occurred (must be cleared in software)</li> <li>No TMR1 register capture occurred</li> <li>Compare mode: <ol> <li>A TMR1 register compare match occurred (must be cleared in software)</li> <li>No TMR1 register compare match occurred (must be cleared in software)</li> <li>No TMR1 register compare match occurred</li> </ol> </li> <li>PWM mode: <ul> <li>Unused in this mode.</li> </ul> </li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>TMR2 to PR2 match occurred (must be cleared in software)</li> </ol></li></ul>
<ul> <li>0 = Waiting to transmit/receive</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>Capture mode: <ol> <li>A TMR1 register capture occurred (must be cleared in software)</li> <li>No TMR1 register capture occurred</li> </ol> </li> <li>Compare mode: <ol> <li>A TMR1 register compare match occurred (must be cleared in software)</li> <li>No TMR1 register compare match occurred (must be cleared in software)</li> <li>No TMR1 register compare match occurred</li> </ol> </li> <li>PWM mode: <ul> <li>Unused in this mode.</li> </ul> </li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit <ul> <li>TMR2 to PR2 match occurred (must be cleared in software)</li> </ul> </li> </ul>
Capture mode:         1 = A TMR1 register capture occurred (must be cleared in software)         0 = No TMR1 register capture occurred         Compare mode:         1 = A TMR1 register compare match occurred (must be cleared in software)         0 = No TMR1 register compare match occurred (must be cleared in software)         0 = No TMR1 register compare match occurred         PWM mode:         Unused in this mode.         TMR2IF: TMR2 to PR2 Match Interrupt Flag bit         1 = TMR2 to PR2 match occurred (must be cleared in software)
<ul> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred</li> <li>Compare mode:</li> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li>PWM mode:</li> <li>Unused in this mode.</li> <li>TMR2IF: TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> <li><u>PWM mode:</u></li> <li>Unused in this mode.</li> <li><b>TMR2IF:</b> TMR2 to PR2 Match Interrupt Flag bit</li> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> </ul>
Unused in this mode. <b>TMR2IF:</b> TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software)
1 = TMR2 to PR2 match occurred (must be cleared in software)
TMR1IF: TMR1 Overflow Interrupt Flag bit
<ul><li>1 = TMR1 register overflowed (must be cleared in software)</li><li>0 = TMR1 register did not overflow</li></ul>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-5:	PIR2: PER		INTERRU	PT REQUE	EST (FLAG	i) REGISTI	ER 2	
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF
	bit 7					•		bit 0
bit 7		scillator Fail	•	•				
		oscillator fa clock opera		nput has cha	inged to INT	OSC (must	be cleared i	n software)
bit 6		parator Inte						
		rator input h rator input h	•	l (must be cl nged	eared in sof	tware)		
bit 5	Unimpleme	ented: Read	<b>as</b> '0'					
bit 4				Operation Int				
				e (must be c plete or has				
bit 3		Collision In						
				be cleared i	n software)			
		collision oc						
bit 2		-	-	Interrupt Fla	-			
	VDIŘM	IAG bit, HLV	'DCON<7>)	ccurred (dire		nined by		
bit 1	•	MR3 Overflo						
	1 = TMR3		rflowed (mu	st be cleared	d in software	e)		
bit 0	CCP2IF: C	CPx Interrup	ot Flag bit					
	Capture mo							
		1 register ca R1 register (		rred (must be urred	e cleared in	software)		
	Compare mode:							
	<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> </ul>							
	PWM mode:							
	Unused in t	his mode.						
								1
	Legend:							

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

#### © 2004 Microchip Technology Inc.

#### 9.3 **PIE Registers**

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
bit 7	1 = Enables	s the PSP r	Port Read/W ead/write int	errupt	t Enable biť	(1)		
			ead/write in inimplement	•	a dovicos ar	d will road r		
h:: 0				•	i devices ai	iu will leau a	15 0.	
bit 6	1 = Enables 0 = Disable	s the A/D in		DIE DIT				
bit 5	RCIE: EUS	ART Receiv	ve Interrupt	Enable bit				
			RT receive i RT receive	•				
bit 4	1 = Enables	s the EUSA	nit Interrupt RT transmit \RT transmit	interrupt				
bit 3			onous Seria	•	ipt Enable b	it		
	1 = Enables 0 = Disable							
bit 2	1 = Enables	s the CCP1		t				
bit 1	<ul> <li>0 = Disables the CCP1 interrupt</li> <li>TMR2IE: TMR2 to PR2 Match Interrupt Enable bit</li> <li>1 = Enables the TMR2 to PR2 match interrupt</li> <li>0 = Disables the TMR2 to PR2 match interrupt</li> </ul>							
bit 0	TMR1IE: T	MR1 Overfl	ow Interrupt	Enable bit				
			overflow int overflow in					
	Legend:							
	R = Readat	ole bit	VV = VVr	itable bit	U = Unim	plemented b	oit, read as '	0'

R = Readable bit	W = Writable bit	U = Unimplemented b	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

'0' = Bit is cleared

_1 3-7.	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	OSCFIE	CMIE	<u> </u>	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE
	bit 7	- Ching			DOLL			bit 0
bit 7	1 = Enable	ed	il Interrupt E	nable bit				
1.11.0	0 = Dsabl			1.14				
bit 6	1 = Enable 0 = Dsabl	ed	errupt Enable	e dit				
bit 5	Unimplem	ented: Rea	<b>d as</b> '0'					
bit 4	<b>EEIE:</b> Data 1 = Enable 0 = <b>D</b> sable	ed	Flash Write	Operation Ir	terrupt Enal	ble bit		
bit 3	BCLIE: Bu 1 = Enable 0 =D isable	ed	nterrupt Ena	ble bit				
bit 2	HLVDIE: H 1 = Enable 0 =D isable	ed	tage Detect	Interrupt Er	able bit			
bit 1	<b>TMR3IE:</b> T 1 = Enable 0 = D isable	ed	ow Interrupt	Enable bit				
bit 0	CCP2IE: C 1 = Enable 0 =D isable	ed	pt Enable bi	t				
	Legend:							
	R = Reada	ble bit	W = Wr	itable bit	U = Unim	plemented b	oit, read as '	0'

#### REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

-n = Value at POR

'1' = Bit is set

x = Bit is unknown

#### 9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers(IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-8:	IPR1: PER										
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP			
	bit 7							bit 0			
bit 7	<b>PSPIP:</b> Parallel Slave Port Read/Write Interrupt Priority bit <sup>(1)</sup> 1 =H igh priority 0 = Low priority										
	Note 1:	This bit is ι	Inimplemen	ted on 28-pi	n devices ar	nd will read a	<b>as</b> '0'.				
bit 6	ADIP: A/D	Converter li	nterrupt Pric	ority bit							
	1 =H igh pi 0 = Low pr										
bit 5	RCIP: EUS	ART Receiv	ve Interrupt	Priority bit							
	1 =H igh priority 0 = Low priority										
bit 4 <b>TXIP:</b> EUSART Transmit Interrupt Priority bit											
	1 =H igh priority 0 = Low priority										
bit 3	SSPIP: Ma	ster Synchr	onous Seria	l Port Interro	upt Priority b	oit					
	1 =H igh pi 0 = Low pr	,									
bit 2	CCP1IP: C	CP1 Interru	pt Priority bi	t							
	1 =H igh pi 0 = Low pr	•									
bit 1	TMR2IP: T	MR2 to PR2	2 Match Inte	rrupt Priority	/ bit						
	1 =H igh pi 0 = Low pr	,									
bit 0	TMR1IP: T	MR1 Overfl	ow Interrupt	Priority bit							
	1 =H igh pi 0 = Low pr	•									
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

'0' = Bit is cleared

	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP				
	bit 7							bit 0				
bit 7	OSCFIP: O	scillator Fa	il Interrupt P	riority bit								
	-	1 = ligh  piority 0 = Low priority										
bit 6	CMIP: Corr	parator Inte	errupt Priorit	y bit								
	1 = l <del>it</del> gh 0 = Lowpr	piority		,								
bit 5	Unimpleme	ented: Rea	<b>d as</b> '0'									
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit											
	1 = <b>lig</b> h 0 = Low.pr											
bit 3	BCLIP: Bus Collision Interrupt Priority bit											
	1 =H igh p 0 = Low pr	•										
bit 2		•	ltage Detect	Interrupt Pr	iority bit							
	1 =H igh p 0 = Low pr	•										
bit 1	TMR3IP: T	MR3 Overfl	ow Interrupt	Priority bit								
	1 =H igh priority											
	0 = Low pr	•										
bit 0	CCP2IP: CCP2 Interrupt Priority bit											
	1 =H igh p 0 = Low pr	•										
	Legend:											
	R = Readal	ole bit	W = Wr	itable bit	U = Unim	plemented b	oit, read as '	0'				

#### REGISTER 9-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

-n = Value at POR

'1' = Bit is set

x = Bit is unknown

#### 9.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

REGISTER 9-10: RCON REGISTER

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 4.1 "RCON Register"**.

	R/W-0	R/W-1 <sup>(1)</sup>	U-0	R/W-1	R-1	R-1	R/W-0 <sup>(1)</sup>	R/W-0
	IPEN	SBOREN	—	RI	TO	PD	POR	BOR
	bit 7							bit 0
bit 7	IPEN: Inte	rrupt Priority I	Enable bit					
		e priority leve		•				
		le priority leve		• •	XXX Compa	tibility mode	e)	
bit 6		Software BO						
	For details	of bit operation	on, see Reg	gister 4-1.				
	Note 1:	Actual Rese					n and the na	ature of the
		device Rese	et. See Regi	ster 4-1 for a	additional in	formation.		
bit 5	Unimplem	ented: Read	<b>as</b> '0'					
bit 4	RI: RESET	Instruction Fl	ag bit					
	For details	of bit operati	on, see Reg	gister 4-1.				
bit 3	TO: Watch	dog Time-out	Flag bit					
	For details	of bit operation	on, see Reg	gister 4-1.				
bit 2	PD: Power	r-down Detec	tion Flag bit					
	For details	of bit operati	on, see Reg	gister 4-1.				
bit 1	POR: Pow	er-on Reset S	Status bit					
	For details	of bit operati	on, see Reg	gister 4-1.				
bit 0	BOR: Brow	vn-out Reset	Status bit					
	For details	of bit operation	on, see Reg	jister 4-1.				
	Legend:							
	1							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 9.6 INTn Pin Interrupts

External interrupts on the R B0/INT0, R B1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. Th is in terrupt c an be disabled b y clearing the corresponding enable bit, INTxE. Flag bit, INTxF, m ust be cleared in software in the Interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt E nable bit, G IE, is set, the pro cessor wil I branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value c ontained in the in terrupt p riority bit s, IN T1IP (INTCON3<6>) and INT2 IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

#### 9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority b it, TMR0 IP (INTCON2<2>). Se e Section 11.0 "Timer0 M odule" for furth er de tails on the Timer0 module.

#### 9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by se tting/clearing en able bit, R BIE (IN TCON<3>). Interrupt p riority for POR TB int errupt-on-change i s determined b y the value contained in the in terrupt priority bit, RBIP (INTCON2<0>).

#### 9.9 Context Saving During Interrupts

During interrupts, the r eturn PC add ress is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from i nterrupt is not us ed (s ee **Section 5.3 " Data Memory Organization**"), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Serv ice R outine. D epending on the user's application, other registers may also need to be saved. Example 9-1 saves and res tores the WR EG, S tatus and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
; ; USER I ;	SR CODE	
MOVFF MOVF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W STATUS_TEMP, STATUS	; Restore WREG ; Restore STATUS

NOTES:

## 10.0 I/O PORTS


Depending on the de vice s elected and fea tures enabled, there are up to five ports available. Some pins of the I/O por ts are mu Itiplexed with an alte rnate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modify-write op erations on the value that the I/O pins a re driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.



#### 10.1 PORTA, TRISA and LATA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding da ta direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The R A4 pin is multiplexed with the Timer0 module clock in put and on e o f th e c omparator ou tputs to become t he R A4/T0CKI/C1OUT pin. P ins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the m ain os cillator i n th e c onfiguration re gister (se e **Section 23.1 "Configuration Bits**" for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The ot her P ORTA pins ar e mu ltiplexed with a nalog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing or setting the control bits in t he ADCON1 register (A/D Control Register 1).

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RA3:RA0 as digital inputs, it is also necessary to turn off the comparators.

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All oth er PORTA pins have TTL i nput levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	07h	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVWF	07h	;	Configure comparators
MOVWF	CMCON	;	for digital input
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

TABLE 10-1: PORTA I/O SUMMARY					
Pin	Function	TRIS Setting	I/O	I/O Type	Description
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	-	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	Ι	ANA	A/D input channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	Ι	TTL	PORTA<1> data input; disabled when analog input enabled.
	AN1	1	Ι	ANA	A/D input channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RA2/AN2/ VREF-/CVREF	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	Ι	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.
	AN2	1	Ι	ANA	A/D input channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	VREF-	1	Ι	ANA	A/D and comparator voltage reference low input.
	CVREF	x	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RA3/AN3/VREF+R	A3	0	0	DIG	LATA<3> data output; not affected by analog input.
		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.
	AN3	1	Ι	ANA	A/D input channel 3 and Comparator C1+ input. Default input configuration on POR.
	Vref+	1	Ι	ANA	A/D and comparator voltage reference high input.
RA4/T0CKI/C1OUT	RA4	0	0	DIG	LATA<4> data output.
		1	Ι	ST	PORTA<4> data input; default configuration on POR.
	T0CKI	1	Ι	ST	Timer0 clock input.
	C1OUT	0	0	DIG	Comparator 1 output; takes priority over port data.
RA5/AN4/ <del>SS</del> / HLVDIN/C2OUT	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.
		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1	I	ANA	A/D input channel 4. Default configuration on POR.
	SS	1	Ι	TTL	Slave select input for SSP (MSSP module).
	HLVDIN	1	Ι	ANA	High/Low-Voltage Detect external trip point input.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
OSC2/CLKO/RA6	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only.
		1	Ι	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.
	OSC2	x	0	ANA	Main oscillator feedback output connection (XT, HS and LP modes).
	CLKO	x	0	DIG	System cycle clock output (Fosc/4) in RC, INTIO1 and EC Oscillator modes.
OSC1/CLKI/RA7	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.
		1	I	TTL	PORTA<7> data input. Disabled in external oscillator modes.
	OSC1	x	I	ANA	Main oscillator input connection.
	CLKI	x	Ι	ANA	Main clock input connection.

#### TABLE 10-1: PORTA I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PO	RTA
---	-----

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	52
LATA	LATA7 <sup>(1)</sup>	LATA6 <sup>(1)</sup>	PORTA Da	ta Latch Re	gister (Rea	d and Write	to Data Lat	ch)	52
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	PORTA Da	PORTA Data Direction Control Register					52
ADCON1		—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

# 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding da ta direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The D ata Latch reg ister (LA TB) is also me mory mapped. R ead-modify-write o perations on the LATB register read a nd w rite the lat ched ou tput value for PORTB.

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs

#### EXAMPLE 10-2: INITIALIZING PORTB

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed b y clearing b it, RBPU (INT CON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

; RB<7:6> as inputs

Note: On a Po wer-on Reset, RB4 :RB0 are configured as analog inputs by default and read as '0'; R B7:RB5 a re configured a s digital inputs.

> By pro gramming the configuration bit, PBADEN, RB4: RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to oc cur (i.e., an y RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are O Red together to g enerate the RB Port C hange Interrupt with Flag bit, RBIF (INTCON<0>).

This i nterrupt c an w ake the device from the Sleep mode, o r an y o f th e ld le modes. Th e u ser, i n th e Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

ABLE 10-3:	PORTB I/O SUMMARY										
Pin	Function	TRIS Setting	I/O	I/O Type	Description						
RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.						
AN12		1	Ι	TTL	PORTB<0> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>						
	INT0	1	I	ST	External interrupt 0 input.						
	FLT0	1	-	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.						
	AN12	1	-	ANA	A/D input channel 12. <sup>(1)</sup>						
RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.						
		1	Ι	TTL	PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>						
	INT1	1	-	ST	External Interrupt 1 input.						
	AN10	1	Ι	ANA	A/D input channel 10. <sup>(1)</sup>						
RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.						
		1	I	TTL	PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>						
	INT2	1	Ι	ST	External interrupt 2 input.						
	AN8	1	Ι	ANA	A/D input channel 8. <sup>(1)</sup>						
RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.						
		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>						
-	AN9	1	Ι	ANA	A/D input channel 9. <sup>(1)</sup>						
	CCP2 <sup>(2)</sup>	0	0	DIG	CCP2 compare and PWM output.						
		1	Ι	ST	CCP2 capture input						
RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.						
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. <sup>(1)</sup>						
	KBI0	1	Ι	TTL	Interrupt on pin change.						
	AN11	1	I	ANA	A/D input channel 11. <sup>(1)</sup>						
RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output.						
		1	I	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.						
	KBI1	1	I	TTL	Interrupt on pin change.						
	PGM	x	I	ST	Single-Supply Programming mode entry (ICSP <sup>™</sup> ). Enabled by LVP configuration bit; all other pin functions disabled.						
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.						
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.						
	KBI2	1	Ι	TTL	Interrupt on pin change.						
	PGC	x	I	ST	Serial execution (ICSP) clock input for ICSP and ICD operation. <sup>(3)</sup>						
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.						
		1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.						
	KBI3	1	Ι	TTL	Interrupt on pin change.						
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. <sup>(3)</sup>						
	1		1	ST	Serial execution data input for ICSP and ICD operation. <sup>(3)</sup>						

TABLE 10-3: PORTB I/O SUMMARY

Legend:DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;<br/>x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Configuration on POR is determined by the PBADEN configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX configuration bit is '0'. Default assignment is RC1.

**3:** All other pin functions are disabled when ICSP or ICD are enabled.

TABLE 10-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52
LATB	B PORTB Data Latch Register (Read and Write to Data Latch)								52
TRISB	PORTB Dat	a Direction C	ontrol Regi	ster					52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP	49
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	49
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

# 10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding d ata di rection register i s T RISC. Sett ing a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latc h regi ster (LATC) is als o me mory mapped. R ead-modify-write op erations on the LATC register read a nd w rite the lat ched ou tput value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. R C1 is norm ally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When en abling peripheral fu nctions, car e should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information. Note: On a Pow er-on R eset, these pins are configured as digital inputs.

The c ontents of the TR ISC reg ister a re a ffected by peripheral ov errides. Reading TR ISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

### EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initializedata
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs
1		

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	Ι	ST	PORTC<0> data input.
	T10SO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1		ST	PORTC<1> data input.
	T1OSI	x	l	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 <sup>(1)</sup>	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output; takes priority over port data.
		1	Ι	ST	ECCP1 capture input.
	P1A <sup>(2)</sup>	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI™ clock output (MSSP module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP module).
	SCL	0	OD	IG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP module); takes priority over port data.
		1	П	<sup>2</sup> C/SMB	I <sup>2</sup> C clock input (MSSP module); input type depends on module setting
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	1	OD	IG	I <sup>2</sup> C data output (MSSP module); takes priority over port data.
		1	Ш	<sup>2</sup> C/SMB	I <sup>2</sup> C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	ТХ	1	0	DIG	Asynchronous serial transmit data output (USART module); takes priority over port data. User must configure as output.
	СК	1	0	DIG	Synchronous serial clock output (USART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (USART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX	1	I	ST	Asynchronous serial receive data input (USART module).
	DT	1	0	DIG	Synchronous serial data output (USART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (USART module). User must configure as an input.

# TABLE 10-5: PORTC I/O SUMMARY

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;  $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4520 devices.

	•••						-		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	52
LATC	PORTC Data Latch Register (Read and Write to Data Latch)							52	
TRISC	PORTC Da	PORTC Data Direction Control Register							52

# TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

# 10.4 PORTD, TRISD and LATD Registers

Note:	PORTD is	onl y av ailable on	40/44-pin
	devices.		

PORTD is an 8-bit wide, bidirectional port. The corresponding d ata di rection register is T RISD. Sett ing a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latc h regi ster (LATD) is als o me mory mapped. R ead-modify-write op erations on the LATD register read a nd w rite th e lat ched ou tput value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the enhanced CCP module. The operation of the se ad ditional PWM out put pins is covered in greater detail in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note:	On a Power-on Reset, thes e pins are
	configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPM ODE (TRISE<4>). In this mode, the input buffers are TT L. Se e **Section 10.6 "Pa rallel Slave Port"** for a dditional information on the Parallel Slave Port (PSP).

Note:	When the enhanced PWM mode is used
	with either dual or quad outputs, the PSP
	functions o f POR TD are au tomatically
	disabled.

EXAMPLE	10-4	INITIALIZING PORTD
	10-4.	

_///		
CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
СШКГ	LAID	; to clear output
MOVLW	0CFh	; data latches ; Value used to
		; initialize data ; direction
MOVWF	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs
		; RD<7:6> as inputs

TABLE IV-7.	PORTD I/O SUMMARY										
Pin	Function	TRIS Setting	I/O	I/O Type	Description						
RD0/PSP0	RD0	0	0	DIG	LATD<0> data output.						
		1	I	ST	PORTD<0> data input.						
	PSP0	x	0	DIG	PSP read data output (LATD<0>); takes priority over port data.						
x I			I	TTL	PSP write data input.						
Pin         Function         Setting         I/O         Type           RD0/PSP0         RD0         0         O         DIG           1         I         ST           PSP0         x         O         DIG           x         I         TTL           RD1/PSP1         RD1         0         O         DIG           1         I         ST         ST         ST           PSP0         x         O         DIG         ST           RD1/PSP1         RD1         0         O         DIG           1         I         ST         PSP1         x         O		DIG	LATD<1> data output.								
		1	I	ST	PORTD<1> data input.						
	PSP1	x	0	DIG	PSP read data output (LATD<1>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
RD2/PSP2	RD2	0	0	DIG	LATD<2> data output.						
		1	I	ST	PORTD<2> data input.						
	PSP2	x	0	DIG	PSP read data output (LATD<2>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
RD3/PSP3	RD3	0	0	DIG	LATD<3> data output.						
		1	I	ST	PORTD<3> data input.						
	PSP3	x	0	DIG	PSP read data output (LATD<3>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.						
		1	I	ST	PORTD<4> data input.						
	PSP4	x	0	DIG	PSP read data output (LATD<4>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.						
		1	I	ST	PORTD<5> data input.						
	PSP5	x	0	DIG	PSP read data output (LATD<5>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.						
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.						
		1	I	ST	PORTD<6> data input.						
	PSP6	x	0	DIG	PSP read data output (LATD<6>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
<b>P1C</b> 0		0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.						
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.						
		1	Ι	ST	PORTD<7> data input.						
	PSP7	x	0	DIG	PSP read data output (LATD<7>); takes priority over port data.						
		x	I	TTL	PSP write data input.						
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.						

# TABLE 10-7: PORTD I/O SUMMARY

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-8:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
-------------	--

Name	Bit 7	Bit 6	Bit 5 Bit 4		Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52
LATD	PORTD Data Latch Register (Read and Write to Data Latch)								52
TRISD	PORTD Data Direction Control Register							52	
TRISE	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

# 10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC 18F2420/2520/4420/ 4520 device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding da ta d irection reg ister is TR ISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a Po wer-on Reset, RE2 :RE0 ar	е
	configured as analog inputs.	

The upper four bits of the TR ISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The D ata Latch reg ister (LA TE) is also me mory mapped. R ead-modify-write o perations on t he LATE register, rea d an d w rite the latched ou tput value for PORTE.

The fourth pin of PORTE ( $\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$ ) is an input only pin. Its operation is controlled by the MCLRE configuration bit. When selected as a port pin (MOLRE = 0), it functions as a digital input only pin; as such, it does not have TR IS or LA T b its ass ociated w ith its operation. Otherwise, it functions as the device's Master C lear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as
	a digital input only if Master Clear
	functionality is disabled.

### EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	;	Initialize PORTE by
		;	clearing output
		;	data latches
CLRF	LATE	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0Ah	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	03h	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISE	;	Set RE<0> as inputs
		;	RE<1> as outputs
		;	RE<2> as inputs

# 10.5.1 PORTE IN 28-PIN DEVICES

For 28-pin de vices, PO RTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of R E3 on ly. The pin operates as previously described.

	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0
	bit 7	•						bit 0
bit 7	IBF: Input	Buffer Full S	Status bit					
	1 = A word	l has been r	eceived and	d waiting to be	read by the	e CPU		
	0 = No woi	rd has been	received					
bit 6	OBF: Outp	out Buffer Fu	ull Status bit					
				previously wri	ten word			
	0 <b>= The ou</b>	itput buffer h	has been rea	ad				
bit 5	IBOV: Inpu	ut Buffer Ove	erflow Deteo	ct bit (in Micro	processor r	node)		
			•	usly input word	has not bee	en read (mus	t be cleared	in software)
		erflow occur						
bit 4				ode Select bit				
		I Slave Port						
		al purpose l						
bit 3	Unimplem	ented: Rea	id as '0'					
bit 2	TRISE2: R	E2 Direction	n Control bit	t				
	1 = Input							
	0 = Output							
bit 1	TRISE1: R	E1 Direction	n Control bit	t				
	1 = Input							
	0 = Output							
bit 0		E0 Direction	n Control bit	t				
	1 = Input							
	0 = Output							
	Logondi							]
	Legend:	hla hit	147 17	Vuitabla bit	11 11.	الحامية معامر		(O)
	R = Reada	jid sidi	vv = v	Vritable bit	0 = 0nim	plemented l	bit, read as	U

### REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY)

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Pin	Function	TRIS Setting	I/O	l/O Type	Description	
RE0/RD/AN5	0/RD/AN5 RE0 0 O DIG		DIG	LATE<0> data output; not affected by analog input.		
		1	Ι	ST	PORTE<0> data input; disabled when analog input enabled.	
	RD	1	Ι	TTL	PSP read enable input (PSP enabled).	
	AN5	1	Ι	ANA	A/D input channel 5; default input configuration on POR.	
RE1/WR/AN6	RE1	0	0	DIG	LATE<1> data output; not affected by analog input.	
		1	Ι	ST	PORTE<1> data input; disabled when analog input enabled.	
WR		1	Ι	TTL	PSP write enable input (PSP enabled).	
	AN6 1 I ANA		ANA	A/D input channel 6; default input configuration on POR.		
RE2/CS/AN7	RE2	0	0	DIG	LATE<2> data output; not affected by analog input.	
		1	Ι	ST	PORTE<2> data input; disabled when analog input enabled.	
	CS	1	Ι	TTL	PSP write enable input (PSP enabled).	
	AN7	1	Ι	ANA	A/D input channel 7; default input configuration on POR.	
MCLR/VPP/RE3 <sup>(1)</sup>	MCLR	—	Ι	ST	External Master Clear input; enabled when MCLRE configuration bit is set.	
	Vpp	—	Ι	ANA	High-voltage detection; used for ICSP <sup>™</sup> mode entry detection. Always available, regardless of pin mode.	
	RE3	(2)	Ι	ST	PORTE<3> data input; enabled when MCLRE configuration bit is clear.	

### TABLE 10-9: PORTE I/O SUMMARY

Legend:DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;<br/>x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin devices.

**2:** RE3 does not have a corresponding TRIS bit to control data direction.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE	_		_	_	RE3 <sup>(1,2)</sup>	RE2	RE1	RE0	52
LATE <sup>(2)</sup>	—	—	—	—	_	LATE Data	Output Reg	ister	52
TRISE	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	52
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

#### TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

**Note 1:** Implemented only when Master Clear functionality is disabled (MCLRE configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

# 10.6 Parallel Slave Port

Note:	The Parallel Slave Port is only available on
	40/44-pin devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP o peration is controlled by the 4 upper bits of the TR ISE reg ister (Register 10-1). Se tting c ontrol b it, PSPM ODE (TRISE<4>), en ables PSP op eration as long a s th e enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP c and irectly in terface to a n 8-b it m icroprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the c ontrol bit, PSPM ODE, ena bles th e POR TE I/O pins to be come control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the T RISE r egister (T RISE<2:0>) must be c onfigured as inputs (s et). The A/D port configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.


A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the  $\overline{CS}$  or  $\overline{RD}$  lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for t he control signals in Write and R ead modes is shown in Figure 10-3 and Figure 10-4, respectively.






# PIC18F2420/2520/4420/4520



#### FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS



#### TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52
LATD	PORTD Da	ta Latch Reg	jister (Read	and Write to	Data Latch	)			52
TRISD	PORTD Da	ta Direction	Control Reg	jister					52
PORTE	—	_	—	—	RE3	RE2	RE1	RE0	52
LATE	—	_	—	—	—	LATE Data	Output bits		52
TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
ADCON1	—	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

# 11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- · Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The TOC ON regi ster (R egister 11-1) controls al I aspects of the mo dule's op eration, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Fi gure 11-1. Fig ure 11-2 s hows a simplified block diagram of the Timer0 module in 16-bit mode.

# REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
  - 1 = Enables Timer0
  - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-bit/16-bit Control bit
  - 1 = Timer0 is configured as an 8-bit timer/counter
  - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
  - 1 = Transition on T0CKI pin
  - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
  - 1 = Increment on high-to-low transition on T0CKI pin
  - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
  - 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
  - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
  - 111 = 1:256 prescale value
  - 110 = 1:128 prescale value
  - 101 = 1:64 prescale value
  - 100 = 1:32 prescale value
  - 011 = 1:16 prescale value
  - 010 = 1:8 prescale value
  - 001 = 1:4 prescale value
  - 000 = 1:2 prescale value

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip Technology Inc.

# 11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is s elected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module in crements on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Pr escaler**"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work a round this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing e dge is determined by the Timer0 So urce Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization a nd th e onset of i ncrementing th e timer/counter.

# 11.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of T imer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rol lover b etween successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

# FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







# 11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its v alue is s et by t he PSA and T 0PS2:T0PS0 b its (T0CON<3:0>) which d etermine t he pr escaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

# 11.3.1 SWITCHING PRESCALER ASSIGNMENT

The pre scaler as signment is fully unders oftware control and can be changed "on-the-fly" during program execution.

# 11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, th e T MR0IF b it must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Reg	Timer0 Register, Low Byte							
TMR0H	Timer0 Reg	ister, High B	yte						50
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
TOCON	TMR0ON	TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0							
TRISA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	52

# TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: Shaded cells are not used by Timer0.

**Note 1:** PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

# 12.0 TIMER1 MODULE

The Timer1 timer/counter module in corporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A s implified bl ock d iagram of the T imer1 mo dule is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power dock source for the microcontroller in power managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through th e T1C ON Control register (Register 12-1). It al so contains the T imer1 Oscillator En able b it (T 1OSCEN). T imer1 ca n b e enabled or disabled by setting or cl earing control bit, TMR1ON (T1CON<0>).

	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7	1 = Enab	<b>D16:</b> 16-bit Read/Write Mode Enable bit = Enables register read/write of TImer1 in one 16-bit operation = Enables register read/write of Timer1 in two 8-bit operations						
bit 6	<b>T1RUN:</b> T 1 = Devic	ïmer1 Syst e clock is c	em Clock Sta lerived from		ator			
bit 5-4	T1CKPS1	:T1CKPS0	: Timer1 Inp	ut Clock Pres	cale Select b	its		
	10 = 1:4 F 01 = 1:2 F	Prescale va Prescale va Prescale va Prescale va	lue lue					
bit 3	T1OSCEN	I: Timer1 C	scillator Ena	ble bit				
	0 = Timer	1 oscillator 1 oscillator ator inverte	is shut off	ck resistor ar	e turned off to	o eliminate	power drain.	
bit 2	T1SYNC:	Timer1 Ext	ernal Clock I	nput Synchro	onization Sele	ect bit		
	1 = Do no		ze external c rnal clock in					
		<u>R1CS = 0:</u> ignored. Ti	mer1 uses th	ne internal clo	ock when TMF	R1CS = 0.		
bit 1	TMR1CS:	Timer1 Clo	ock Source S	elect bit				
		nal clock fro al clock (Fo	•	T1OSO/T130	CKI (on the ris	sing edge)		
bit 0	TMR1ON:	Timer1 Or	n bit					
	1 = Enabl 0 = Stops							
	Legend:							
	R = Read	able bit	W = V	Writable bit	U = Unim	plemented	bit, read as	0'
	-n = Value	e at POR	'1' = l	Bit is set	'0' = Bit is	cleared	x = Bit is u	inknown

# REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

#### 12.1 **Timer1 Operation**


Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR3CS is cleared (= 0), Timer1 increments on every internal instruction

Timer1 Oscillator Timer1 Clock Input Qn/Off 1 T1OSO/T13CKI 1 Synchronize Prescaler 0 Fosc/4 1, 2, 4, 8 Detect Internal 0 Clock T1OSI 2 Sleep Input Timer1 T1OSCEN<sup>(1)</sup> TMR1CS On/Off T1CKPS1:T1CKPS0 T1SYNC TMR10N TMR1 Clear TMR1 TMR1L TMR1IF High Byte (CCP Special Event Trigger) on Overflow Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain.

#### **FIGURE 12-2:** TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



**FIGURE 12-1:** TIMER1 BLOCK DIAGRAM

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the R C1/T1OSI and R C0/ T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> a re i gnored and the p ins are read as '0'.

# 12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Fig ure 12-2). W hen the R D16 co ntrol b it (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.


The h igh by te of T imer1 is n ot d irectly re adable or writable in this mode. All reads and writes must take place through t he T imer1 H igh B yte Buffer register. Writes to TM R1H do not clear the T imer1 prescaler. The prescaler is only cleared on writes to TMR1L.

# 12.3 Timer1 Oscillator

An on-chip cryst al oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Osdillator Enable bit, T1O SCEN (T1CON<3>). The os cillator is a lowpower circuit rated for 32 kHz crystals. It will continue to run during all power managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

# FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



# TABLE 12-1:CAPACITOR SELECTION FOR<br/>THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2				
LP	32 kHz	27 pF <sup>(1)</sup>	27 pF <sup>(1)</sup>				
Note 1:	Microchip su ggests t hese values as a starting point in validating the os cillator circuit.						
2:	2: Higher capacitance increases the stability of the o scillator but a lso i ncreases the start-up time.						
3:	Since each resonator/crystal has its own characteristics, the us er s hould consult the res onator/crystal m anufacturer for appropriate values of ex ternal components.						
<ol> <li>Capacitor values are for design gu only.</li> </ol>							

### 12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC\_ RUN mo de; b oth th e CPU a nd peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cl eared a nd a SLEEP instruction is executed, the device enters SEC\_IDLE mode. Additional details are av ailable in **Section 3.0 "Power Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

# 12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC configuration bit is set, the Timer1 oscillator o perates i n a low-power m ode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, re gardless of the dev ice's o perating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to in terference, high no ise en vironments may cause some oscillator instability. The low-power option is, the refore, be st suited for low no ise app lications where p ower conservation is an important design consideration.


# 12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The T imer1 o scillator c ircuit dra ws v ery little po wer during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as c lose as p ossible to t he mi crocontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring aro und the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

#### FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



# 12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0 000h to FFF Fh and rol Is o ver to 000 0h. Th e Timer1 interrupt, if enabled, is generated on overflow, which is la tched in interrupt fl ag b it, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

# 12.5 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special Ev ent T rigger, the write op eration will take precedence.

Note:	The Special Ev ent T riggers from the
	CCP2 module will n ot set the TMR1IF
	interrupt flag bit (PIR1<0>).

# 12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one de scribed i n **Section 12.3 "Timer1 O scillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or su percapacitor as a p ower so urce, it c an completely el iminate t he n eed for a s eparate RTC device and battery backup.

The application co de rou tine, RTCisr, s hown in Example 12-1, demonstrates a s imple m ethod to increment a co unter at on e-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and ho urs are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would tak e 2 se conds. To force the ov erflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never pre loaded or a Itered; doi ng so may in troduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be e nabled (PIE1< 0 > = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE	. 1 <b>2-</b> 1: II		A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVIC
RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	CLRF	hours	; Reset hours
	RETURN		; Done

# TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR1L	Timer1 Reg	gister, Low B	yte						50
TMR1H	Timer1 Register, High Byte						50		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50

**Legend:** Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

----

\_\_\_\_\_

NOTES:

# 13.0 TIMER2 MODULE

The T imer2 m odule tim er i ncorporates t he following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be sh ut off by cl earing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

# 13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (F osc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2 CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on th e next c ycle and drive s the output t counter/ postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and w ritable. The TM R2 register is c leared on an y device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

# REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
k	oit 7							bit 0

bit 7 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 13.2 **Timer2 Interrupt**


Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

#### 13.3 **Timer2 Output**

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI m ode. Add itional information is provided in Section 17.0 "Master Synchronous Serial Port (MSSP) Module".



#### **FIGURE 13-1:** TIMER2 BLOCK DIAGRAM

#### **TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR2	Timer2 Register								50
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Period Register								50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

# 14.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A s implified block d iagram of the T imer3 mo dule is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the C CP m odules (s ee Section 15.1.1 "CCP Mo dules a nd T imer Res ources" for more information).

# REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
  - 1 = Enables register read/write of Timer3 in one 16-bit operation
  - 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
  - 1x = Timer3 is the capture/compare clock source for the CCP modules
  - 01 = Timer3 is the capture/compare clock source for CCP2;
    - Timer1 is the capture/compare clock source for CCP1
  - 00 = Timer1 is the capture/compare clock source for the CCP modules

#### bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits

- 11 = 1:8 Prescale value
- 10 = 1:4 Prescale value
- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value
- bit 2 **T3SYNC:** Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.)
  - When TMR3<u>CS = 1:</u>
  - 1 = Do not synchronize external clock input
  - 0 = Synchronize external clock input
  - When TMR3CS =  $\underline{0}$ :
  - This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
- bit 1 TMR3CS: Timer3 Clock Source Select bit
  - 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
  - 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
  - 1 = Enables Timer3
  - 0 = Stops Timer3

Legend:				
R = Rea	dable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Valu	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


# 14.1 Timer3 Operation

Timer3 can operate in one of three modes:


- •T imer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the R C1/T1OSI and R C0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.



# FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



# 14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Fig ure 14-2). W hen the R D16 co ntrol b it (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rol lover b etween reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The h igh by te of T imer3 is n ot d irectly re adable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TM R3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

# 14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously no ted, this als o c onfigures T imer3 to increment on every rising edge of the oscillator source.

The T imer1 osc illator is des cribed in **Section 12.0** "Timer1 Module".

# 14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 000 0h to FFFF h and ov erflows to 00 00h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing th e T imer3 In terrupt En able b it, TM R3IE (PIE2<1>).

# 14.5 Resetting Timer3 Using the CCP Special Event Trigger

If either of the C CP m odules is configured to us e Timer3 and to g enerate a Sp ecial Ev ent T rigger in Compare m ode (C CP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this si gnal w ill res et Timer3. It will also start an A/D conversion if the A/D module is en abled (see **Section 15.3.4 "Sp ecial Event Trigger**" for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2 H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Sp ecial Ev ent T riggers from th e CCP2 module wi II n ot set t he TMR3IF interrupt flag bit (PIR1<0>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TMR3L	Timer3 Register, Low Byte							51	
TMR3H	Timer3 Register, High Byte							51	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	50
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

# 15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F2420/2520/4420/4520 de vices all h ave two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/ 44-pin devices, CCP1 is implemented as an enhanced CCP module w ith s tandard C apture an d C ompare modes and enhanced PWM modes. The ECCP implementation i s di scussed in **Section 16.0 " Enhanced Capture/Compare/PWM (ECCP) Module"**. The Capture and Compare operations described in this chapter ap ply to al I st andard and enhanced CCP modules.

Note: Throughout th is s ection and Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module", ref erences to the re gister and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific m odule n umber. Th us, "C CPxCON" might refer to the c ontrol register for CCP1, CCP2 o r ECCP1. "CCPxCON" i s u sed throughout these sections to refer to the module control register, regardless of whether the CCP m odule is a standard o r e nhanced implementation.

# REGISTER 15-1: CCPXCON REGISTER (CCP2 MODULE, CCP1 MODULE IN 28-PIN DEVICES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DCxB1:DCxB0**: PWM Duty Cycle bit 1 and bit 0 for CCP Module x <u>Capture mode:</u> Unused. <u>Compare mode</u>:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL.

#### bit 3-0 CCPxM3:CCPxM0: CCP Module x Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode: initialize CCP pin low; on compare match, force CCP pin high (CCPIF bit is set)
- 1001 = Compare mode: initialize CCP pin high; on compare match, force CCP pin low (CCPIF bit is set)
- 1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCP pin reflects I/O state)
- 1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCP2 match (CCPxIF bit is set)
- llxx =P WM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

# 15.1 CCP Module Configuration

Each Capture/Compare/PWM mo dule is associated with a con trol register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low by te) and C CPRxH (h igh byt e). All registers a re bo th readable and writable.

#### 15.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in C apture or Compare modes, w hile Timer2 is available for modules in PWM mode.

# TABLE 15-1:CCP MODE – TIMER<br/>RESOURCE

Timer Resource
Timer1 or Timer3 Timer1 or Timer3 Timer2

The as signment of a particular timer to a module is determined by the T imer-to-CCP en able bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-1 and Figure 15-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work.

# 15.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. Th e C CP2MX co nfiguration bit dete rmines which pi n CCP2 i s multiplexed to. By de fault, it is assigned to RC1 (CCP2MX = 1). If the configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS reg ister is configured c orrectly for CCP2 operation, regardless of where it is located.

# TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM <sup>(1)</sup>	None
Compare	PWM <sup>(1)</sup>	None
PWM <sup>(1)</sup>	Capture	None
PWM <sup>(1)</sup>	Compare	None
PWM <sup>(1)</sup>	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

**Note 1:** Includes standard and enhanced PWM operation.

# 15.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-b it v alue of th e TM R1 or TM R3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

### 15.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by s etting the corresponding TRIS direction bit.

Note:	If RB3/CCP2 or RC1/CCP2 is configured			
	as an output, a write to the port can cause			
	a capture condition.			

### 15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").

# 15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to a void false interrupts. The interrupt flag bit, CCPxIF, sh ould al so be cleared following any such change in operating mode.

# 15.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the C CP module is turned of for C apture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero pre scaler. Ex ample 15-1 s hows th e recommended method for switching between capture prescalers. This ex ample also clears the pre scaler counter and will not generate the "false" interrupt.

### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

CLRF	CCP2CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP2CON	;	Load CCP2CON with
		;	this value

# FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

# 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP2CON register will force
	the R B3 or RC1 c ompare o utput I atch
	(depending on device configuration) to the
	default low level. This is not the PORTB or
	PORTC I/O data latch.

# 15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In As ynchronous Counter mode, the compare operation may not work.

# 15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

# 15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the C ompare Spec ial Eve nt T rigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the timer register p air for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

#### Special Event Trigger (Timer1/Timer3 Reset) Set CCP1IF CCPR1H CCPR1L CCP1 pin s Q Output Compare Comparator Match Logic R TRIS **Output Enable** 4 CCP1CON<3:0> TMR1H TMR1L 0 0 Special Event Trigger TMR3H TMR3L (Timer1/Timer3 Reset, A/D Trigger) T3CCP1 T3CCP2 Set CCP2IF CCP2 pin s C Compare Output Comparator Match Logic R TRIS 4 Output Enable CCPR2H CCPR2L CCP2CON<3:0>

# FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF		EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TRISB	PORTB Data Direction Control Register								52
TRISC	PORTC Data Direction Control Register								52
TMR1L	Timer1 Reg	gister, Low E	Byte						50
TMR1H	Timer1 Reg	gister, High I	Byte						50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	50
TMR3H	Timer3 Reg	gister, High I	Byte						51
TMR3L	Timer3 Reg	gister, Low E	Byte						51
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
CCPR1L	Capture/Co	ompare/PWI	A Register	1, Low Byte					51
CCPR1H	Capture/Compare/PWM Register 1, High Byte								51
CCP1CON	P1M1 <sup>(1)</sup>	P1M0 <sup>(1)</sup>	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
CCPR2L	Capture/Co	ompare/PWI	A Register 2	2, Low Byte		-	-		51
CCPR2H	Capture/Co	ompare/PWI	A Register 2	2, High Byte	)				51
CCP2CON		—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51

TABLE 15-3-	REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3
IADLE 13-3.	REGISTERS ASSOCIATED WITH CALTORE, COMILARE, TIMERT AND TIMERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

## 15.4 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCP2CON register will force the RB3 or RC1 output latch (depending on
	device configuration) to the de fault low
	level. This is not the PORTB or PORTC I/O
	data latch.

Figure 15-3 s hows a si mplified block dia gram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM op eration, see **Section 15.4.4** "Setup for PWM Operation".





A PWM output (Figure 15-4) has a time base (period) and a time that the o utput stays hig h (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





# 15.4.1 PWM PERIOD

The PW M p eriod is specified by writing to the PR 2 register. The PWM period can be calculated using the following formula:


### EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- •T MR2 is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH



# 15.4.2 PWM DUTY CYCLE

The PWM du ty c ycle is s pecified b y writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LS bs. Th is 1 0-bit v alue is re presented b y CCPRxL:CCPxCON<5:4>. The fol lowing e quation is used to calculate the PWM duty cycle in time:

### **EQUATION 15-2:**

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, b ut the d uty c ycle v alue is n ot latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is c omplete). In PW M mode, CCPRxH is a read-only register. The CCPRxH register and a 2-bit i nternal latch a re used t o double-buffer th e PWM d uty c ycle. This double-buffering is e ssential f or glitchless PW M operation.

When the C CPRxH and 2-b it la tch match TM R2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

### **EQUATION 15-3:**

PWM Resolution (max) = 
$$\frac{\log \left(\frac{FOSC}{FPWM}\right)}{\log (2)}$$
 bits

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

### TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	41111				
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

### 15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWMauto-shutdown features of the enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in det ail in **Section 16.4.7 "Enhanced PWMAuto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

### 15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM peri od by w riting to the PR 2 register.
- 2. Set the PW M du ty cycle by w riting to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an o utput by clearing the appropriate TRIS bit.
- 4. Set the TM R2 pr escale value, the n en able Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISB	PORTB Da	ata Direction	Control Regi	ster					52
TRISC	PORTC Data Direction Control Register								52
TMR2	Timer2 Reg	gister							50
PR2	Timer2 Per	iod Register							50
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
CCPR1L	Capture/Co	ompare/PWN	1 Register 1,	Low Byte					51
CCPR1H	Capture/Co	ompare/PWN	1 Register 1,	High Byte					51
CCP1CON	P1M1 <sup>(1)</sup>	P1M0 <sup>(1)</sup>	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
CCPR2L	Capture/Co	ompare/PWM	1 Register 2,	Low Byte					51
CCPR2H	Capture/Co	ompare/PWM	I Register 2,	High Byte					51
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(1)</sup>	PSSBD0(1)	51
PWM1CON	PRSEN	PDC6 <sup>(1)</sup>	PDC5 <sup>(1)</sup>	PDC4 <sup>(1)</sup>	PDC3 <sup>(1)</sup>	PDC2 <sup>(1)</sup>	PDC1 <sup>(1)</sup>	PDC0 <sup>(1)</sup>	51

### TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

**Note 1:** These bits are unimplemented on 28-pin devices; always maintain these bits clear.

## 16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In PIC18F4420/4520 de vices, CCP1 is implemented as a s tandard C CP module w ith enhanced PW M capabilities. These include the pro vision for 2 or 4 output c hannels, user se lectable polarity, d ead-band control an d au tomatic sh utdown an d res tart. The enhanced fea tures are di scussed in det ail in Section 16.4 " Enhanced PWM M ode". C apture, Compare an d si ngle-output PWM fu nctions of the ECCP mo dule are the same as described for the standard CCP module.

The control register for the enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in PIC18F2420/2520 devices in that the two Most Significant bits are implemented to control PWM functionality.

### REGISTER 16-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

#### bit 7-6 P1M1:P1M0: Enhanced PWM Output Configuration bits

If CCP1M3:CCP1M2 = 00, 01, 10:

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins If CCP1M3:CCP1M2 = 11:

- 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 **DC1B1:DC1B0**: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

### Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

### bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Capture mode
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)
- 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF)
- 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state
- 1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CC1IF bit)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

In addition to the expanded range of modes available through the C CP1CON reg ister an d EC CP1AS register, the ECCP module has an additional register associated w ith Enhan ced PWM operation and auto-shutdown features. It is:

• PWM1CON (Dead-band delay)

# 16.1 ECCP Outputs and Configuration

The enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These out puts, de signated P1A through P1 D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mo de mu st be se lected by set ting the P1M1:P1M0 an d C CP1M3:CCP1M0 bi ts. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

### 16.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize T imers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and enhanced CCP modules are identical to tho se des cribed for s tandard C CP m odules. Additional details on timer resources are provided in Section 15.1.1 "C CP Mo dules an d Timer Resources".

# 16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in de tail in **Section 15.2 "Capture M ode"** a nd **Section 15.3 "C ompare Mode"**. No c hanges a re required w hen m oving between 28-pin and 40/44-pin devices.

### 16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

### 16.3 Standard PWM Mode

When configured in Single O utput mode, the EC CP module functions i dentically to the standard C CP module in PWM mode, as described in **Section 15.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 16-1.

Note:	When setting up single output PWM opera-				
	tions, users are free to use either of the pro-				
	cesses described in Section 15.4.4 "Setup				
	for P WM Oper ation" or Section 16.4.9				
	"Setup for PWM Operation". The latter is				
	more generic and will work for either single				
	or multi-output PWM.				

ECCP Mode	CCP1CON Configuration	RC2	RC2 RD5		RD7			
All 40/44-pin devices:								
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7			
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7			
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D			

**Legend:** x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

### 16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are a lso able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by se tting th e P1M 1:P1M0 and d CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM D elay register, PWM1CON, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that enhanced PWM waveforms d o n ot exactly match the s tandard PW M waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As be fore, the u ser must manually c onfigure the appropriate TRIS bits for output.

### 16.4.1 PWM PERIOD

The PW M p eriod is specified by writing to the PR 2 register. The PWM period can be calculated using the following equation.


### EQUATION 16-1:

```
PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)
```

PWM frequency is defined as 1 /[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- •T MR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
  - Note: The Timer2 postscaler (see Section 13.0 "Timer2 M odule") is n ot used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

# FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



### 16.4.2 PWM DUTY CYCLE

The PWM d uty c ycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LS bs. T his 10 -bit va lue is r epresented by CCPR1L:CCP1CON<5:4>. The PWM d uty cy cle is calculated by the following equation.

### **EQUATION 16-2:**

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, b ut th e d uty c ycle va lue is n ot c opied in to CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The C CPR1H register and a 2 -bit internal lat ch are used t o double-buffer th e PWM d uty c ycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM r esolution (bits) f or a g iven PWM frequency is given by the following equation.

### **EQUATION 16-3:**

PWM Resolution (max) = 
$$\frac{\log\left(\frac{Fosc}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

### 16.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 16.4** "**Enhanced PWM Mode**". The H alf-Bridge and Ful I-Bridge O utput m odes a re covered in detail in the sections that follow.

The gen eral relationship of the outputs in all configurations is summarized in Figure 16-2.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer rescaler 1, P, 6) (	4 1 16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

### TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

	CCP1CON <7:6>	SIGNAL	0	Duty Cycle	-► Period	PR2 + 1
00	(Single Output)	P1A Modulated		Delay <sup>(1)</sup>		
		P1A Modulated			Delay <sup>(1)</sup> ◀►	
10	(Half-Bridge)	P1B Modulated		1 1 1		į
		P1A Active		1 1 1		
01	(Full-Bridge,	P1B Inactive		1 1 1 1		
01	Forward)	P1C Inactive		1 1 1		   
		P1D Modulated				     
		P1A Inactive		1 1 1	1 1 1	   
11	(Full-Bridge,	P1B Modulated		<u></u>		
	Reverse)	P1C Active		1 1 1		
		P1D Inactive		•	1 1	

# FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

# FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

	CCP1CON <7:6>	SIGNAL	0	Duty Cycle	—► — Period ——	PR2 + 1
		P1A Modulated				
00	(Single Output)	F TA WOOUlated			h	I I
		P1A Modulated		<b>⊲ ►</b> Delay <sup>(1)</sup>	Delay <sup>(1)</sup>	I I I
10	(Half-Bridge)	P1B Modulated	_ <u>''</u> _ :	Delay		
		P1A Active				
01	(Full-Bridge,	P1B Inactive			1 1 1	   
01	Forward)	P1C Inactive	_ <u>'</u>			     
		P1D Modulated	_ —į			
		P1A Inactive	;		1 1 1	1 1 1
11	(Full-Bridge,	P1B Modulated	į			1 
	Reverse)	P1C Active			1 1 1	- 
		P1D Inactive				1 1 1
Rela	ationships:		·			
• D		(PR2 + 1) * (TMR2 Pres (CCPR1L<7:0>:CCP10 PWM1CON<6:0>)			e Value)	
Note		d delay is programmed ເ <b>d Delay"</b> ).	ising the F	PWM1CON registe	r (see Section 16.4	I.6 "Programmable


### 16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on theP1A pin, while the complementary PWM output signal is output on the PB pin (Figure 16-4). This mode can beused for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power sw itches are being modulated with two PWM signals.


In Half-Bridge Output mode, the programmable deadband d elay can be us edt op revent sh oot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, s ets the n umber of ins truction c ycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive d uring th e en tire cy cle. See **Section 16.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the P ORTC<2> and PORTD<5> d ata I atches, the TRISC<2> and TRISD<5> bits must be cl eared to configure P1A and P1B as outputs.

#### FIGURE 16-4: HALF-BRIDGE PWM OUTPUT




# FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



### 16.4.5 FULL-BRIDGE MODE

In F ull-Bridge Ou tput mo de, fo ur pins ar e us ed as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





### V+ PIC18F4X2X QA QC FET FET Driver Driver P1A Load P1B FET FET Driver Driver P1C ΩD QE V-P1D

### FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

### 16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Ou tput mode, the P1 M1 bit in the CCP1CON register allows user to control the forward/ reverse direction. When the app lication firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just be fore the end of the c urrent PW M p eriod, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are s witched to drive in the opposite direction. This oc curs in a time interval of 4 Tosc \* (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the v alue of the T2CKPS1 :T2CKPS0 bit s (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge O utput mode, the C CP1 module does not provide any dead-band delay. In general, since only one o utput is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This s ituation o ccurs w hen b oth of t he following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power de vice and driver circuit, is greater than the turn-on time.


Figure 16-9 s hows an ex ample w here th e PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, s ince t he turn-off ti me of t he p ower devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Fi gure 16-7), for the d uration of 't'. The s ame phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an a pplication, one of the following requirements must be met:


- 1. Reduce PWM fo r a PW M p eriod b efore changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other opt ions to prevent shoot-through current may exist.









© 2004 Microchip Technology Inc.

#### 16.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note:	Programmable d ead-band delay is n ot
	implemented in 28 -pin de vices w ith
	standard CCP modules.

In half-bridge applications where all power switches are modulated a t the PWM frequency a t all times, the power switches normally require more time to turn off than to turn on. If b oth the up per and lo wer po wer switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough c urrent*) m ay f low through bo th p ower switches, sh orting t he b ridge su pply. To avoid t his potentially destructive shoot-through current from flowing during sw itching, t urning on ei ther of the po wer switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state. See Figure 16-4 for illustration. Bits P DC6:PDC0 o ft he P WM1CON r egister (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 Tosc). These bits are no t av ailable on 2 8-pin d evices as t he s tandard CCP module does not support half-bridge operation.

### 16.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the enhanced PWM output pinsinto a defined shutdown state when a shutdown event occurs. A shut down ev ent can be caus ed by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a volt age input proportional to a current being monitored in the bridge circuit. If the v oltage ex ceeds a thresho ld, the comparator s witches s tate and triggers a shutdown. Alternatively, a lowdigital signal on FLT0 can alsotrigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be us ed are sel ected using the ECCPAS2:ECCPAS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the ou tput pins are asynchronously placed in their shutdown states, specified by the PSSAC1: PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS2:ECCPAS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tristated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

**Note:** Writing to the ECCPASE bit is disabled while a shutdown condition is active.

### REGISTER 16-2: PWM1CON: PWM CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6 <sup>(1)</sup>	PDC5 <sup>(1)</sup>	PDC4 <sup>(1)</sup>	PDC3 <sup>(1)</sup>	PDC2 <sup>(1)</sup>	PDC1 <sup>(1)</sup>	PDC0 <sup>(1)</sup>
bit 7							bit 0

bit 7 PRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC6:PDC0: PWM Delay Count bits<sup>(1)</sup>

Delay time, in number of Fosc/4 (4 \* Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

**Note 1:** Reserved on 28-pin devices; maintain these bits clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 16-3:		ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER									
	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0									
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(1)</sup>	PSSBD0 <sup>(1)</sup>			
	bit 7							bit 0			
bit 7	ECCPASE:	ECCP Auto	-Shutdown	Event Status	bit						
		down event l outputs are		d; ECCP out	puts are in	shutdown	state				
bit 6-4	ECCPAS2:	ECCPAS0:	ECCP Auto-	Shutdown S	ource Sele	ct bits					
			ator 1 or Co	mparator 2							
		or Compar									
	101 = FLIC 100 = FLTC	) or Compara	ator 1								
		, er Comparat	or 1 or 2								
	010 = Com	parator 2 ou	Itput								
		parator 1 ou	•								
		-shutdown is									
bit 3-2				hutdown Sta		bits					
			state (40/4 state (28-pin	44-pin device	es);						
		Pins A and (	•••	i devices)							
	00 = Drive	Pins A and (	<b>C to</b> '0'								
bit 1-0	PSSBD1:P	SSBD0: Pin	s B and D S	hutdown Sta	ate Control	bits <sup>(1)</sup>					
	1x = Pins B	and D tri-st	ate								
		Pins B and I									
		Pins B and [									
	Note 1:	Reserved o	n 28-pin dev	vices; mainta	in these bi	ts clear.					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 16.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit s etting, if the autoshutdown so urce i s o ne o f th e c omparators, th e shutdown c ondition is a I evel. The ECC PASE b it cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.


# 16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the prop er si gnal le vels, or activates the PWM output(s).


The C CP1M1:CCP1M0 b its (C CP1CON<1:0>) all ow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1 C and P1B/P1 D). The PWM o utput polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper o utput mode and complete a f ull PWM cycl e before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

### FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)



### FIGURE 16-11: **PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)**



### 16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- 1. Configure the P WM pins, P 1A and P 1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required:
  - Disable auto-shutdown (ECCP1AS = 0)
  - Configure source (FLT0, Comparator 1 or Comparator 2)
  - Wait for non-shutdown condition
- 4. Configure the EC CP module f or t he desired PWM m ode a nd configuration b y I oading th e CCP1CON register with the appropriate values:
  - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
  - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For H alf-Bridge Ou tput mo de, set the dea dband de lay b y loading PWM 1CON<6:0> w ith the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
  - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
  - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
  - Set the ECCPASE bit (ECCP1AS<7>).
  - Configure the comparators using the CMCON register.
  - Configure the comparator inputs as analog inputs.
- 8. If a uto-restart op eration is r equired, set t he PRSEN bit (PWM1CON<7>).
- 9. Configure and start TMR2:
  - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
  - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
  - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a n ew PWM cycle has started:
  - Wait until TMRn overflows (TMRnIF bit is set).
  - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
  - Clear the ECCPASE bit (ECCP1AS<7>).

# 16.4.10 OPERATION IN POWER MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the ini tial st art-up frequency from IN TOSC and the postscaler may not be stable immediately.

In PRI\_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power managed modes, the selected power managed mode clock will clock Timer2. Other power managed mode cl ocks will m ost lik ely be dif ferent th an th e primary clock frequency.

### 16.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the RC\_RUN Power Managed mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, wh ich may have a d ifferent c lock frequency than the primary clock.

See the previous section for additional details.

### 16.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TRISB	PORTB Dat	ta Direction C	ontrol Registe	er					52
TRISC	PORTC Da	ta Direction C	ontrol Registe	ər					52
TRISD	PORTD Da	ta Direction C	ontrol Registe	ər					52
TMR1L	Timer1 Reg	ister, Low Byt	e						50
TMR1H	Timer1 Reg	ister, High By	te						50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50
TMR2	Timer2 Reg	ister							50
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Peri	od Register							50
TMR3L	Timer3 Reg	ister, Low Byt	e						51
TMR3H	Timer3 Reg	ister, High By	te						51
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
CCPR1L	Capture/Co	mpare/PWM	Register 1, Lo	ow Byte					51
CCPR1H	Capture/Co	mpare/PWM	Register 1, Hi	igh Byte					51
CCP1CON	P1M1 <sup>(1)</sup>	P1M0 <sup>(1)</sup>	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(1)</sup>	PSSBD0 <sup>(1)</sup>	51
PWM1CON	PRSEN	PDC6 <sup>(1)</sup>	PDC5 <sup>(1)</sup>	PDC4 <sup>(1)</sup>	PDC3 <sup>(1)</sup>	PDC2 <sup>(1)</sup>	PDC1 <sup>(1)</sup>	PDC0 <sup>(1)</sup>	51

### TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

# 17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The I  $^2\mbox{C}$  i nterface s upports the f ollowing modes i n hardware:

- Master mode
- Multi-Master mode
- Slave mode

# 17.2 Control Registers

The M SSP m odule has three as sociated registers. These i nclude a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ s ignificantly depending o n w hether the M SSP module is operated in SPI or  $I^2C$  mode.

Additional d etails are provided un der the i ndividual sections.

### 17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and rec eived si multaneously. Al I fo ur modes of SPI are supported. T o ac complish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/SS

Figure 17-1 shows the block di agram of the MSSP module when operating in SPI mode.





## 17.3.1 REGISTERS

The M SSP m odule has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is re adable and writable. The lower 6 bits of the SSPSTAT are rea d-only. The upp er two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered re ceiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not do ublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

### REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

					1 110002)			
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 7	SMP: Sam	ple bit						
	SPI Master							
	•	ata sampled ata sampled		•				
		<u>SPI Slave mode:</u> SMP must be cleared when SPI is used in Slave mode.						
bit 6	CKE: SPI (	Clock Select	bit					
		<ul> <li>1 = Transmit occurs on transition from active to Idle clock state</li> <li>0 = Transmit occurs on transition from Idle to active clock state</li> </ul>						
	Note:	Polarity of c	clock state is	set by the	CKP bit (SS	PCON1<4>)	).	
bit 5	-	Address bit C mode only.						
bit 4	P: Stop bit	,						
		c mode only.	This bit is c	leared wher	the MSSP	module is d	sabled, SSI	PEN is
bit 3	S: Start bit							
	Used in I <sup>2</sup> C	c mode only.						
bit 2	R/W: Read	Write Inform	nation bit					
	Used in I <sup>2</sup> C	c mode only.						
bit 1		e Address bi C mode only.						
bit 0		Full Status b		mode onlv)				
	1 = Receiv	e complete, e not comple	SSPBUF is	full				
	Legend:							
	R = Reada	ble bit	W = Writab	ole bit	U = Unimp	lemented bi	t, read as '0	9
	-n = Value		'1' = Bit is s		'0' = Bit is		x = Bit is u	
	-n = value	at POR	$1^{\prime} = Bit is$	set	$0^{\circ} = Bit is$	cleared	x = Bit is u	nknown

-Z:	55PCON	: M33P C		EGISTER		DE)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7	bit 0						
7		ite Collision	Detect bit (T	ransmit mo	te only)			
		SPBUF regis				na the previ	ous word	
		be cleared in				ng the previ		
	0 = No coll		,					
	SSPOV: R	eceive Overf	low Indicato	r bit				
	SPI Slave							
		byte is receiv flow, the dat						
		ead the SSP						
		d in software		- <b>,</b>	<b>J J J J J J J J J J</b>		<b>J</b>	<b>(</b>
	0 = No ove	= No overflow						
	Note:	<b>Note:</b> In Master mode, the overflow b it is n ot set s ince ea ch n ew re ception (and transmission) is initiated by writing to the SSPBUF register.						
	SSPEN: S	ynchronous \$	Serial Port E	nable bit				
	1 = Enable	s serial port	and configu	res SCK, SD	O, SDI and	SS as seria	l port pins	
	0 = Disable	es serial port	and configu	ires these pi	ns as I/O po	ort pins		
	Note:	When enab	led, these p	ins must be	properly cor	nfigured as i	nput or outp	out.
	CKP: Cloc	k Polarity Se	lect bit					
		te for clock i	•					
		ite for clock i						
-0		SPM0: Synch						
		I Slave mode I Slave mode					can be used	I as I/O pin
		I Master mod				labieu		
	0010 = SP	I Master mo	de, clock = F	OSC/64				
		0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4						
	Note:	I <sup>2</sup> C mode o		ecifically list	ed here are	either resei	rved or impl	emented in
			iny.					
	Legend:							]
	R = Reada	ble bit	W = Writab	le bit	U = Unimp	lemented bi	t, read as '0	و
	1							

'0' = Bit is cleared

### REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

© 2004 Microchip Technology Inc.

-n = Value at POR

'1' = Bit is set

x = Bit is unknown

# 17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control b its (SSPCO N1<5:0> and SSPST AT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. The n, the Buf fer Fu II d etect bi t, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, a re set. Th is double-buffering of the re ceived da ta (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write (s) to the SSPBUF reg ister c ompleted successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Ful I b it, BF (SSPST AT<0>), i ndicates when n SSPBUF h as been loa ded with th e rec eived dat a (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has c ompleted. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision doe s no t oc cur. Exa mple 17-1 sh ows th e loading of the SSPBUF (SSPSR) for dat transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP s tatus re gister (SSPST AT) indicates the various status conditions.

### EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

### 17.3.3 ENABLING SPI I/O

To e nable the s erial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, c lear the SSPEN bit, re initialize th e SSPCON registers and then set the <u>SSPEN bit</u>. This configures the SDI, SDO, SCK and <u>SS</u> pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set

Any serial port f unction that is not desired may be overridden by programming the corresponding da ta direction (TRIS) register to the opposite value.

### 17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typ ical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would se nd an d receive da ta at the same time. Whether the data is meaningful (or du mmy data) depends on the a pplication s oftware. Th is leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



### FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

### 17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the sl ave (Proc essor 2, Fi gure 17-2) is to broadcast data by the software protocol.

In Ma ster m ode, the da ta is t ransmitted/received as soon as the SSPBUF register is written to. If the SPI is only go ing to re ceive, the SDO o utput could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the pro grammed c lock rat e. As ea ch byte is received, it will be loaded into the SSPBUF register as if a no rmal received by te (in terrupts and status bits appropriately s et). Thi s c ould be u seful in r eceiver applications as a "Line Activity Monitor" mode. The c lock p olarity is s elected by ap propriately programming the CKP bit (SSPCON1<4>). This then, would gi ve w aveforms for S PI co mmunication as shown in F igure 17-3, Fig ure 17-5 and Fig ure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- •F osc/4 (or Tcy)
- •F osc/16 (or 4 Tcy)
- •F osc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate ( at 40 M Hz) of 10.00 Mbps.

Figure 17-3 s hows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 17-3: SPI MODE WAVEFORM (MASTER MODE)

### 17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Sla ve mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sle ep mode, the s lave can tran smit/receive data. When a byte is received, the device will wake-up from Sleep.

### 17.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The data latch


must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating o utput. External pull-up/pull-down resistors may be desirable depending on the application.


- Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset **i** the SS pin is set to VDD.
  - If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.







### FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)



### FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

### 17.3.8 OPERATION IN POWER MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

In most Idle modes, a clock is provided to the peripherals. That clo ck sh ould be from the prim ary clock source, the s econdary c lock (T imer1 oscillator at 32.768 kHz) or the INTOSC source. See Section 2.7 "Clock Sour ces an d Os cillator Sw itching" for additional information.

In most cases, the speed that the master clocks SPI data is n ot important; ho wever, this should b e evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the klle modes, when the m aster c ompletes s ending data. If an e xit f rom Sleep or Idle m ode is n ot d esired, M SSP interrupts should be disabled.

If the SI eep mode is s elected, all module clocks are halted and the tran smission/reception will remain in that s tate until the devices wak es. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Sla ve m ode, the SPI T ransmit/Receive Shift register operates as ynchronously to the device. This allows the device to be placed in any power managed mode and d ata to be shifted i nto the SPI T ransmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

### 17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

### 17.3.10 BUS MODE COMPATIBILITY

Table 17-1 s hows the com patibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

### TABLE 17-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

TABLE 17-2. REGISTERS ASSOCIATED WITH SPI OF ERATION									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISA	TRISA7 <sup>(2)</sup> TRISA6 <sup>(2)</sup> PORTA Data Direction Control Register								
TRISC PORTC Data Direction Control Register									52
SSPBUF	SSP Receive Buffer/Transmit Register								
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	50
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	50

### TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented in 28-pin devices; always maintain these bits clear.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

# 17.4 I<sup>2</sup>C Mode


The MSSP module in  $I^2C$  mode fully implements all master a nd s lave functions (including general call support) and provides interrupts on Start and Stop bits in h ardware t o d etermine a free b us (multi-master function). The MSSP module implements the standard mode s pecifications as w ell a s 7-bit and 1 0-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

### FIGURE 17-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



# 17.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and s tatus re gisters i n  $I^2$ C mo de op eration. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in  $I^2C$  Slave mode. When the SSP is configured in Master mode, the lower seven bits of SS PADD act as the B aud R ate Gen erator r eload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered re ceiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not do ublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-3:	SSPSTAT: MSSP STATUS REGISTER (I <sup>2</sup> C MODE)								
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
	SMP	CKE	D/A	Р	S	R/W	UA	BF	
	bit 7	·	·	·	·		·	bit 0	
bit 7	SMP: Slev	w Rate Con	trol bit						
		or Slave mo			n a a duna a da (				
	<ol> <li>Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)</li> <li>Slew rate control enabled for high-speed mode (400 kHz)</li> </ol>								
bit 6		Bus Select b		<b>C</b> .	· ·				
		or Slave mo							
	<ol> <li>= Enable SMBus specific inputs</li> <li>0 = Disable SMBus specific inputs</li> </ol>								
bit 5	_	Address bi	-						
	<u>In Master</u> Reserved.								
	In Slave m								
			last byte rec last byte rec						
bit 4	P: Stop bit		, <b>,</b>						
	1 = Indicates that a Stop bit has been detected last								
	•		letected last						
	Note:	This bit is	cleared on F	Reset and v	when SSPEN	l is cleared.			
bit 3	S: Start bit								
	<ul> <li>1 = Indicates that a Start bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>								
	Note: This bit is cleared on Reset and when SSPEN is cleared.								
bit 2	<b>R/W:</b> Read/Write Information bit (I <sup>2</sup> C mode only)								
	In Slave mode:								
	1 = Read 0 = Write								
	Note:	This bit he	olds the $R/W$	bit informa	ation followin	g the last ad	ddress match	. This bit is	
							p bit or not $\overline{A}$		
	In Master mode:								
	<ul> <li>1 = Transmit is in progress</li> <li>0 = Transmit is not in progress</li> </ul>								
	Note:	ORing this	s bit with SE	N, RSEN, P	EN, RCEN c	or ACKEN w	ill indicate if t	ne MSSP is	
		in Active r	node.						
bit 1	UA: Update Address bit (10-bit Slave mode only)								
	1 = Indicates that the user needs to update the address in the SSPADD register								
bit 0	<ul> <li>0 = Address does not need to be updated</li> <li>BF: Buffer Full Status bit</li> </ul>								
bit 0	BF: Buffer Full Status bit In Transmit mode:								
	1 = SSPBUF is full								
	0 = SSPBUF is empty								
	In Receive mode: 1 = SSPBUF is full (does not include the $\overline{ACK}$ and Stop bits)								
	0 = SSPBUF is empty (does not include the ACK and Stop bits)								
	Legend:								
	R = Reada	able bit	W = Writal	ole bit	U = Unim	plemented b	it, read as '0'		
	-n = Value	at POR	'1' = Bit is	set	'0' = Bit is	cleared	x = Bit is u	nknown	

### **REGISTER 17-4:** SSPCON1: MSSP CONTROL REGISTER 1 (I<sup>2</sup>C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 =No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (m ust be cleared in software)
- 0 =No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

### bit 6 SSPOV: Receive Overflow Indicator bit

### In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

### bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
  - Note: When enabled, the SDA and SCL pins must be properly configured as in put or output.
- bit 4 CKP: SCK Release Control bit
  - In Slave mode:
  - 1 = Release clock
  - 0 = Holds clock low (clock stretch), used to ensure data setup time
  - In Master mode:

Unused in this mode.

### bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- $1111 = I^2C$  Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$  Firmware Controlled Master mode (Slave Idle)
- $1000 = I^2C$  Master mode, clock = Fosc/(4 \* (SSPADD + 1))
- $0111 = I^2C$  Slave mode, 10-bit address
- $0110 = I^2C$  Slave mode, 7-bit address

Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

# Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

STER 17-5:	SSPCON2: MSSP CONTROL REGISTER 2 (I <sup>2</sup> C MODE)								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	GCEN	ACKSTAT	ACKDT	ACKEN <sup>(1)</sup>	RCEN <sup>(1)</sup>	PEN <sup>(1)</sup>	RSEN <sup>(1)</sup>	SEN <sup>(1)</sup>	
	bit 7							bit 0	
bit 7		eneral Call En	-	-	-				
		e interrupt whe al call address		call address	(0000h) is r	eceived in	the SSPSR		
bit 6	ACKSTAT	: Acknowledge	e Status bit (	Master Trans	mit mode o	nly)			
		wledge was ne wledge was re							
bit 5	ACKDT: A	cknowledge D	Data bit (Mas	ster Receive r	node only)				
	1 = Not Ac 0 = Acknow	knowledge wledge							
	Note:	Value that w the end of a		itted when th	e user initia	tes an Ack	nowledge s	equence at	
bit 4		ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) <sup>(1)</sup>							
		e Ac knowledg natically cleare	-		d SCL pins	s and tran	smit A CKD	T dat a bi t.	
		wledge seque		(4)					
bit 3	<b>RCEN:</b> Receive Enable bit (Master mode only) <sup>(1)</sup> 1 = Enables Receive mode for I <sup>2</sup> C								
	1 = Enable 0 = Receiv		ode for I <sup>2</sup> C						
bit 2	PEN: Stop	Condition En	able bit (Ma	ster mode on	ly) <b>(1)</b>				
		Stop conditio	n on SDA a	nd SCL pins.	Automatical	lly cleared	by hardwar	e.	
bit 1		peated Start C							
	<ul> <li>1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Repeated Start condition Idle</li> </ul>								
bit 0	SEN: Start	Condition En	able/Stretch	Enable bit <sup>(1)</sup>					
	In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle								
	In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled								
		For bits ACK	EN, RCEN, ay not be s	et (no spoolir					
	Legend:							]	
	R = Reada	able bit	W = W	ritable bit	U = Unimp	lemented	bit, read as	'0'	

# **REGISTER 17-5:** SSPCON2: MSSP CONTROL REGISTER 2 (I<sup>2</sup>C MODE)

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

### 17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 re gister all ows c ontrol of t he l  $^{2}$ C operation. Four mode s election bits (SSPCON<3:0>) allow one of the following l $^{2}$ C modes to be selected:

- •I  $^{2}$ C Master mode, clock = (FOSC/4) x (SSPADD + 1)
- •I <sup>2</sup>C Slave mode (7-bit address)
- •I <sup>2</sup>C Slave mode (10-bit address)
- •I <sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- •I <sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- •I <sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of a ny  $I^2C$  mode with the SSPEN bits et, forces the SCL and SD A p insto be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

### 17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The  $I^2C$  Slave mode hardware will always generate an interrupt on a n address match. T hrough the m ode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF reg ister with the rec eived v alue currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  s pecification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

### 17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bit s are s hifted in to the SSPSR re gister. All incoming bits are s ampled with the rising edge of th e clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR reg ister v alue is lo aded in to the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- MSSP In terrupt Flag bit, SSPIF (PIR1 <3>), is set (in terrupt is gen erated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the sla ve. The fiv e Mos t S ignificant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive s econd ( low) byte of a ddress (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

### 17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be r eleased by setting bit, CKP (SSPCO N<4>). Se e **Section 17.4.4 "C lock Stretching"** for more detail.


### 17.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and a n address match occurs, the R/W bit of the SSPSTAT re gister is s et. The rec eived a ddress i s loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "C lock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL sh ould b e e nabled by s etting bit, C KP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDAs ignal is valid during the SCL high time (Figure 17-9).


The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by th e slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.









## 17.4.4 CLOCK STRETCHING

Both 7 -bit an d 1 0-bit SI ave m odes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be en abled duri ng receives. Sett ing SEN will c ause the SCL p in to be held I ow at the end of each data receive sequence.

#### 17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is s et, the CKP bit in the SSPCON1 re gister is automatically cleared, forcing the SC L out put to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSP BUF b efore the master device can initiate an other receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13).

- Note 1: If the user reads the contents of the SSPBUF b efore the f alling e dge of the ninth clock, thus clearing the BF bit, the CKP bit w ill not be cleared and clock stretching will not occur.
  - 2: The CKP bit c an be s et in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR be fore the n ext re ceive sequence in order to prevent an overflow condition.

#### 17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10 -bit SI ave R eceive m ode du ring th e address sequence, clock stretching a utomatically takes p lace but CKP is not cleared. During this time, if the UA bit is set after the n inth clock, clock stretching is in itiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. C lock s tretching will o ccur o n ea ch d ata receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. C lock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

## 17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the C KP b it a fter t he f alling ed ge of th e ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By hol ding the SC L lin e low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).

Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ni nth c lock, the C KP bit will not be cleared and dock stretching will not occur.
2: The CKP bit c an be s et in software regardless of the state of the BF bit.

#### 17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not se t, the mo dule is now c onfigured in T ransmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-11).

# 17.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output I ow until the SCL output is already sampled lo w. Therefore, the CKP bit will not as sert the SCL line un til an external I  $^2$ C ma ster de vice h as


already as serted the SC L line. The SC L ou tput will remain I ow un til the CKP bit i s s et a nd all oth er devices on the  $I^2$ C b us h ave de asserted SC L. This ensures that a write to the CKP bit will not violate the minimum hi gh tim e req uirement for SC L (se e Figure 17-12).





# PIC18F2420/2520/4420/4520





#### 17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first b yte a fter th e S tart c ondition u sually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, a II devices s hould, in the ory, respond with a n Acknowledge.


The general c all ad dress is one of eight addresses reserved for specific purposes by the I  $^{2}$ C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also c ompared to the g eneral call address and fixed in hardware. If the ge neral c all a ddress m atches, the SSPSR i s transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).





## 17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master m ode of ope ration is supported by in terrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware C ontrolled Ma ster mode, us er cod e conducts all I<sup>2</sup>C bus operations based on Start and Stop bit conditions.


Once M aster m ode is e nabled, the user has si x options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF reg ister in itiating transmission of data/address.
- 4. Configure the  $I^2C$  port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The M SSP m odule, when configured in I<sup>2</sup>C Master mode, does not allow queueing of ev ents. For in stance, the user is not allowed to in itiate a S tart c ondition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be s et, i ndicating t hat a w rite to the SSPBUF did not occur.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



## 17.4.6.1 I<sup>2</sup>C Master Mode Operation

The m aster de vice generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the  $l^2C$  bus will not be released.

In Master T ransmitter mo de, serial da ta is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an A cknowledge bit is received. S tart and S top conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the s lave ad dress of t he t ransmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Bau d R ate G enerator use d for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I<sup>2</sup>C operation. See **Section 17.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The u ser I oads t he SSPBUF with the s lave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave d evice and w rites it s v alue in to th e SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave d evice and w rites it s v alue in to th e SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.


## 17.4.7 BAUD RATE

In I<sup>2</sup>C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 de monstrates cl ock rate s ba sed on instruction c ycles an d t he BR G v alue l oaded in to SSPADD.

## FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM



#### TABLE 17-3: I<sup>2</sup>C CLOCK RATE W/BRG

Fcy	Fcy*2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>


**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

## 17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, tra nsmit or R epeated Start/Stop co ndition, deasserts the SC L p in (SCL al lowed to flo at h igh). When the SCL pin is allowed to float high, the Baud Rate Gen erator (BRG) is suspended from c ounting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded w ith the c ontents of SSP ADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).





## 17.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING


To in itiate a S tart c ondition, the us er se ts th e S tart Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate G enerator times ou t (T BRG), the SEN bit (SSPCON2<0>) will be automatically c leared b y hardware; t he Ba ud Rate G enerator i s s uspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or **f** during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.

#### 17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because que ueing of ev ents i s n ot allowed, w riting to the low er 5 bi ts of SSPCON2 i s d isabled unt il the Start condition is complete.



#### FIGURE 17-19: FIRST START BIT TIMING

## 17.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSP ADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate G enerator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is the n followed by as sertion of the SDA pin (SDA = 0) for on e TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the B aud Rate Ge nerator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.


- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first addressin 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then trans mit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in pro gress, the W COL is s et and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 17-20: REPEAT START CONDITION WAVEFORM



**Note:** Because que ueing of ev ents i s n ot allowed, w riting of the low er 5 bi ts of SSPCON2 is disabled until the Repeated Start condition is complete.

#### 17.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data by te, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to beg in counting and start the next transmission. Each bit of add ress/data will be shi fted out onto the SD A pin a fter the falling e dge of SCL is asserted (see da ta ho ld t ime sp ecification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This al lows the sl ave de vice be ing addressed to respond with an  $\overline{ACK}$  bit during the ninth bit time if an address match occurred, or if data was received properly. The status of  $\overline{ACK}$  is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Ac knowledge, t he Acknowledge S tatus bi t, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SD A pin, allowing the slave to res pond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit t is lo aded int o the AC KSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud R ate G enerator is turned of f un til ano ther w rite t o the SSPBUF t akes place, holding SCL low and allowing SDA to float.

#### 17.4.10.1 BF Status Flag

In Transmit m ode, the BF bit (SSPST AT<0>) is s et when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 17.4.10.2 WCOL Status Flag

If the us er writ es the SSPBUF when a t ransmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

#### 17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$  and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

# 17.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Ide state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is au tomatically c leared, th e c ontents of th e SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cl eared. Th e us er c an th en s end an Acknowledge bit at the end of reception by setting the Acknowledge Se quence En able bit, AC KEN (SSPCON2<4>).

#### 17.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF fl ag bit is already set from a previous reception.


#### 17.4.11.3 WCOL Status Flag

If the us er writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

# PIC18F2420/2520/4420/4520



#### FIGURE 17-21: I<sup>2</sup>C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)



#### 17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is e nabled by setting the Acknowledge Sequenc e Enable bi t, AC KEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the use wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud R ate Generator then counts for one rollover period (T BRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

#### 17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, the n WC OL is set and the contents of the buffer are unchanged (the write doesn't occur).


# 17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON 2<2>). At the e nd of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud R ate G enerator is reloaded an d counts down to '0'. When the Baud R ate G enerator times out, the SC L pin will be brought high and on e TBRG (Baud Rate G enerator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).


## 17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM







#### 17.4.14 SLEEP OPERATION

While in Sle ep mode, the I<sup>2</sup>C mo dule can rec eive addresses or data and when an address match or complete by te tran sfer oc curs, w ake t he processor from Sleep (if the MSSP interrupt is enabled).

#### 17.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bit s a re cleared from a R eset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is ldle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In mu Iti-master operation, the SD A lin e m ust be monitored for arbitration to see if the signal level is the expected o utput le vel. Th is che ck is per formed i n hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its Idle state (Figure 17-25).

If a tran smit w as in pro gress when the bus collision occurred, the transmission is h alted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service R outine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progresswhen the buscollision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the S DA and SC L pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first da ta b it, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



# PIC18F2420/2520/4420/4520

#### 17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 17-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate G enerator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is res et a nd t he SDA I ine is as serted e arly (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts dow n to 0; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact sa me time. Therefore, one master will a lways as sert SD A before the other. This condition does not cause a bus collision be cause the two masters m ust b e allowed to arbitrate the first add ress following the Start condition. If the address is the same, arbitration m ust be allowed to continue into the d ata p ortion, Repeated Start or Stop conditions.




#### FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









# 17.4.17.2 Bus Collision During a Repeated Start Condition

During a R epeated S tart c ondition, a bus c ollision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- SCL go es I ow before SDA is asserted I ow, indicating that another master is attempting to transmit a data '1'.


When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus c ollision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 17-30.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the R epeated S tart c ondition i s complete.





#### FIGURE 17-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SD A pin has been de asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The S top co ndition beg ins w ith SDA as serted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to an other master attempting to drive a da ta ' 0' (Fi gure 17-31). If th e SC L pi n i s sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

#### FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



NOTES:

# 18.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EU SART can be configured as a full-duplex asynchronous sys tem that can communicate wit h peripheral de vices, su ch as C RT te rminals an d personal computers. It can also be configured as a halfduplex s ynchronous s ystem that can c ommunicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EU SART can b e c onfigured in the following modes:

- Asynchronous (full duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as a USART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note: The EUSART co ntrol w ill au tomatically reconfigure the pin from input to output as needed.

The op eration of the Enhanced U SART m odule is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are de tailed on the following p ages i n Register 18-1, R egister 18-2 a nd R egister 18-3, respectively.

k 18-1:	R/W-0	R/W-0	R/W-0	R/W-0	ROL REGI	R/W-0	R-1	R/W-0						
	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D						
	bit 7					I		bit 0						
bit 7	CSRC: Clo	ock Source S	elect bit											
	-	Asynchronous mode: Don't care.												
		<u>us mode:</u> <sup>-</sup> mode (clocł mode (clock			om BRG)									
bit 6	<b>TX9:</b> 9-bit	Transmit Ena	able bit											
		s 9-bit transn s 8-bit transn												
bit 5	1 = Transm	nsmit Enable nit enabled nit disabled	e bit											
	Note:	SREN/CRE	N overrides	STXEN in S	ync mode.									
bit 4	SYNC: EU	SART Mode	Select bit											
		ronous mode nronous mod												
bit 3	SENDB: S	end Break C	haracter bit	t										
		Sync Break o Break transm b <u>us mode:</u>			eared by har	dware upon	completion)							
bit 2	BRGH: Hig	gh Baud Rate	e Select bit											
	<u>Asynchron</u> 1 = High sp 0 = Low sp	peed												
	<u>Synchrono</u> Unused in	us mode:												
bit 1	<b>TRMT:</b> Tra 1 = TSR er 0 = TSR fu		Register Stat	tus bit										
bit 0	<b>TX9D:</b> 9th	bit of Transn	nit Data											
	Can be add	ducco/data bi												

# REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

0			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

RCSTA:	<b>RECEIVE S</b>	TATUS AN	ND CONTR	OL REGIS	TER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
SPEN: S	erial Port Ena	ble bit					
	I port enabled			TX/CK pins	as serial po	ort pins)	
<b>RX9:</b> 9-b	it Receive Ena	able bit					
	cts 9-bit recep cts 8-bit recep						
SREN: S	ingle Receive	Enable bit					
Asynchro Don't car	onous mode: e.						
	nous mode – N						
	bles single rec						
	bles single rees cleared after		complete.				
	nous mode – S	-					
CREN: (	Continuous Re	ceive Enabl	e bit				
Asynchro	onous mode:						
	les receiver						
	oles receiver nous mode:						
1 = Enat	oles continuou oles continuou		til enable bi	t CREN is cle	eared (CRE	N overrides	SREN)
ADDEN:	Address Dete	ect Enable b	it				
	onous mode 9						
1 = Ena is se	bles address o t	detection, er	ables interr	upt and load	ls the receiv	e buffer whe	en RSR∙
	bles address	detection, al	l bytes are r	eceived and	ninth bit ca	n be used a	s parity l
<u>Asynchro</u> Don't ca	onous mode 9 e.	<u>-bit (RX9 = 0</u>	<u>):</u>				
FERR: F	raming Error b	oit					
	iing error (can aming error	be updated	by reading	RCREG regi	ster and rec	ceiving next	valid by
OERR: (	Overrun Error I	bit					
	run error (can verrun error	be cleared	by clearing b	oit CREN)			
<b>RX9D:</b> 9	th bit of Recei	ved Data					
This can	be address/da	ata bit or a p	arity bit and	must be cal	culated by u	iser firmwar	э.
Legend:							
R = Rea	able bit	W = V	/ritable bit	U = Unin	nplemented	bit, read as	'0'
· · ·		(4)				<b>D</b> '' '	

## **REGISTER 1**

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# PIC18F2420/2520/4420/4520

REGISTER 18-3:	BAUDCON: BAUD RATE CONTROL REGISTER													
	R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0						
	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN						
	bit 7			1		L	L	bit 0						
bit 7			-	Rollover State										
		e cleared ir	n software)	luring Auto-I	Baud Rate E	Detect mode								
bit 6	RCIDL: Red	-		itus bit										
	1 = Receive													
bit 5		0 = Receive operation is active Unimplemented: Read as '0'												
bit 4	SCKP: Syn			Select bit										
	Asynchronc		,											
	Unused in t													
	<u>Synchronou</u> 1 = Idle stat		(CK) is a his											
	0 = Idle stat													
bit 3	<b>BRG16:</b> 16	-bit Baud Ra	ate Register	Enable bit										
				SPBRGH an PBRG only (		mode), SPE	BRGH value	ignored						
bit 2	Unimpleme	ented: Read	<b>l as</b> '0'											
bit 1	WUE: Wake	e-up Enable	bit											
	cleared	RT will cont I in hardwar	e on followi	nple the RX ng rising edg edge detect	je	rupt gen erat	ted on fallin	g edge; bit						
	<u>Synchronou</u> Unused in t													
bit 0	ABDEN: Au	ito-Baud De	tect Enable	bit										
	<ul> <li><u>Asynchronous mode:</u></li> <li>1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion</li> <li>0 = Baud rate measurement disabled or completed</li> </ul>													
	<u>Synchronou</u> Unused in t													

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

## 18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asy nchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asy nchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired b aud ra te and F osc, the ne arest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is s hown in Ex ample 18-1. T ypical bau d rates and error values for the various As ynchronous modes are shown in Table 18-2. It m ay b e ad vantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be res et (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

# 18.1.1 OPERATION IN POWER MANAGED MODES

The device clock is used to generate the desired baud rate. W hen one of the power managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

## 18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to d etermine if a hig h or a low level is present at the RX pin.

 TABLE 18-1:
 BAUD RATE FORMULAS

Co	Configuration Bits		BRG/EUSART Mode	Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode	Daug Kate Formula			
00		0	8-bit/Asynchronous	Fosc/[64 (n + 1)]			
00		1	8-bit/Asynchronous	$E_{000}/[16(p+1)]$			
01		0	16-bit/Asynchronous	Fosc/[16 (n + 1)]			
01		1	16-bit/Asynchronous				
10		x	8-bit/Synchronous	Fosc/[4 (n + 1)]			
11		x	16-bit/Synchronous				

**Legend:** x = Don't care, n = value of SPBRGH:SPBRG register pair

#### EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fo	16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:	
Desired Baud Rate	Fosc/(64 ([SPBRGH:SPBRG] + 1))	
Solving for SPBRG	RG:	
	((Fosc/Desired Baud Rate)/64) – 1	
	((1600000/9600)/64) - 1	
	[25.042] = 25	
Calculated Baud Ra	16000000/(64(25+1))	
	9615	
Error	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate	
	(9615 - 9600)/9600 = 0.16%	

#### TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51	
BAUDCON	ABDOVF	RCIDL	—	- SCKP BRG16 - WUE ABDEN						
SPBRGH	PBRGH EUSART Baud Rate Generator Register, High Byte									
SPBRG	EUSART B	aud Rate G	Generator R	egister, Low	v Byte				51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	_			_	_	_									
1.2	—	_	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103			
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51			
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12			
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	—			
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	—			
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_			

TABLE 18-3:	BAUD RATES FOR ASYNCHRONOUS MODES
IADEE 10-J.	

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51				
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12				
2.4	2.404	0.16	25	2403	-0.16	12	_	_	—				
9.6	8.929	-6.99	6	—	_	—	_	_	—				
19.2	20.833	8.51	2	—	_	_	—	_	_				
57.6	62.500	8.51	0	—	_	_	—	_	_				
115.2	62.500	-45.75	0	_	—		_	—					

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	—			_	_	_	_			_					
1.2	—			—	_	—	—			—					
2.4	—	_	_	—	_	—	2.441	1.73	255	2403	-0.16	207			
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51			
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25			
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8			
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_			

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
(K)	Actual Rate (K)	Rate % value		Actual % Rate Error (K)		SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	_	_	_		_	_	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	_	_	—				
19.2	19.231	0.16	12	_	_	—	_	_	—				
57.6	62.500	8.51	3	_	—	—	_	_	—				
115.2	125.000	8.51	1	_	_		_	—					

© 2004 Microchip Technology Inc.

					SYNC	= 0, BRGH	<b>i</b> = 0, BRG	i <b>16 =</b> 1				
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

# TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	—	_	—				
19.2	19.231	0.16	12	—	_	_	—	_	_				
57.6	62.500	8.51	3	—	—	—	—	—	—				
115.2	125.000	8.51	1	—	—	—	—	—	—				

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz				
(K)	(K) Actual %	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665		
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665		
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832		
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207		
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103		
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34		
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16		

		6 = 1								
BAUD	Fost	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832	
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207	
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103	
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25	
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12	
57.6	58.824	2.12	16	55555	3.55	8	—	—	—	
115.2	111.111	-3.55	8	_	—	_	_	_	—	

#### 18.1.3 AUTO-BAUD RATE DETECT

The enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic b aud rat e m easurement se quence (Figure 18-1) begins whenever a S tart bit i s received and th e ABD EN bit is se t. The calculation i s self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG docking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud R ate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Synccharacter) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value toalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 18-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BR G clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG.

While the A BD s equence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud R ate D etection will oc cur on the byte *following* the Break character.
  - 2: It is up to the us er to determine that the incoming character baud rate is within the range of the sele cted BRG clock source. Some combinations of oscilator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates m ust be taken into consideration when using the Auto-Baud Rate Detection feature.

# TABLE 18-4:BRG COUNTERCLOCK RATES


BRG16	BRGH	BRG Counter Clock
00		Fosc/512
01		Fosc/128
10		Fosc/128
11		Fosc/32

**Note:** During the ABD s equence, SPB RG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.

#### 18.1.3.1 ABD and EUSART Transmission


Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be us ed during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

# PIC18F2420/2520/4420/4520



#### FIGURE 18-1: AUTOMATIC BAUD RATE CALCULATION

#### FIGURE 18-2: BRG OVERFLOW SEQUENCE



# 18.2 EUSART Asynchronous Mode

The As ynchronous m ode of o peration is s elected by clearing the S YNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive st andard ba ud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transm itter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the  $\Re$ h data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

#### 18.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EU SART transmitter block dia gram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXR EG register is loaded with data in software. The TSR register is not loaded until the Stop bit has be en transmitted from the p revious load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not deared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or c lear the BRGH and BR G16 bits, as required, to ac hieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable th e tra nsmission by s etting bit TXEN which will also set bit TXIF.
- 6. If 9 -bit transmission is selected, the ni nth b it should be loaded in bit TX9D.
- 7. Load dat a to the TXR EG regi ster (s tarts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

#### FIGURE 18-3: EUSART TRANSMIT BLOCK DIAGRAM




© 2004 Microchip Technology Inc.

# PIC18F2420/2520/4420/4520



## FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51	
TXREG	EUSART T	ransmit Reg	ister						51	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51	
SPBRGH	EUSART Baud Rate Generator Register, High Byte									
SPBRG	EUSART B	aud Rate G	enerator Re	gister, Low	Byte				51	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

**Note 1:** Reserved in 28-pin devices; always maintain these bits clear.

#### 18.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Fi gure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or c lear the BRGH and BR G16 bits, as required, to ac hieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit, R CIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 7. Read the RCSTA register to g et the 9th bit (if enabled) and determine if an y error occ urred during reception.
- 8. Read t he 8-bit rec eived d ata by rea ding th e RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.


#### 18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To s et up an As ynchronous R eception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or c lear the BRGH and BR G16 bits, as required, to ac hieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The R CIF bit w ill be s et when r eception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to de termine if an y error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the de vice h as b een addressed, cl ear the ADDEN bit to al low all received da ta in to the receive buffer and interrupt the CPU.

#### FIGURE 18-6: EUSART RECEIVE BLOCK DIAGRAM





#### FIGURE 18-7: ASYNCHRONOUS RECEPTION

#### TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51	
RCREG	EUSART R	Receive Regis	ster						51	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51	
SPBRGH	EUSART Baud Rate Generator Register, High Byte									
SPBRG	EUSART E	Baud Rate Ge	enerator Reg	gister, Low I	Byte				51	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

#### 18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Slee p m ode, al I c locks to the EU SART a re suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The au to-wake-up fe ature is en abled by s etting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on R X/DT is disabled and the EUSART remains in an Ide state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF i nterrupt. The in terrupt is gen erated s ynchronously to the Q cl ocks in norm al operating modes (Figure 18-8) and as ynchronously, if the d evice is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low -tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

#### 18.2.4.1 Special Considerations Using Auto-Wake-up

Since a uto-wake-up functions by sensing rising edge transitions on RX/DT, i nformation with an ys tate changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be al I ' 0's. This can be 00h (8 by tes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator s tart-up t ime m ust al so be c onsidered, especially in applications using oscillators with longer start-up i ntervals (i.e., XT o r H S mode). The Syn c Break (or W ake-up Sign al) ch aracter mu st be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


# 18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.


The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should c onsider implementing a parallel me thod in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

#### FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



#### FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



© 2004 Microchip Technology Inc.

#### 18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the L IN bus s tandard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB an d TXEN b its (TXSTA<3> an d TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Bre ak character (ty pically, th e Syn c character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Fi gure 18-10 for the ti ming of the Break character sequence.

#### 18.2.5.1 Break and Sync Transmit Sequence

The following sequence will s end a m essage fram e header made up of a Break, followed by an Auto-Baud Sync by te. Th is sequence is t ypical of a LIN bu s master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXR EG with a du mmy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by har dware. The Sy nc character n ow transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.


#### 18.2.6 RECEIVING A BREAK CHARACTER

The enhanced U SART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The se cond me thod use s the auto-wake-up feature described in **Section 18.2.4 "Auto-Wake-up on Sync Break C haracter"**. By e nabling this feature, th e EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that fol lowing a Bre ak character, the us er will typically want to ena ble the Auto -Baud Rate D etect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



#### FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE

#### 18.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Syn chronous mode is entered by set ting bit SYNC (TXST A<4>). In add ition, en able bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode in dicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SC KP bit (BAUDCON<4>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.


#### 18.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EU SART transmitter block dia gram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXR EG register is loaded with data in software. The TSR register is not loaded until the last bit has be en transmitted from the p revious load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1 <4>). TXIF is set regardless of the state of enable bit TXIE; it can not be c leared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indic ates the status of the TXR EG register, a nother bit, TR MT (TX STA<1>), s hows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.


To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BR G16 bit, as required, toachieve the desired baud rate.
- 2. Enable the s ynchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the tr ansmission by setting bit TX EN.
- 6. If 9 -bit transmission is selected, the ni nth b it should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### FIGURE 18-11: SYNCHRONOUS TRANSMISSION

# PIC18F2420/2520/4420/4520



#### FIGURE 18-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

#### TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Reg	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register, High Byte								51
SPBRG	EUSART Baud Rate Generator Register, Low Byte							51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

**Note 1:** Reserved in 28-pin devices; always maintain these bits clear.

#### 18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION


Once Sy nchronous mode is selected, rec eption is enabled by setting either the Single Receive Enable bit, SREN (R CSTA<5>), or the C ontinuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH:SPBRG registers for the 1. appropriate baud rate. Set or clear the BR G16 bit, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by 2. setting bits SYNC, SPEN and CSRC.

- 3 Ensure bits CREN and SREN are clear.
- If interrupts are desired, set enable bit RCIE. 4.
- 5. If 9-bit reception is desired, set bit RX9.
- If a single reception is required, set bit SREN. 6. For continuous reception, set bit CREN.
- 7 Interrupt flagbit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and de termine if an y error occurred during reception.
- Read t he 8 -bit rec eived da ta by rea ding th e 9 RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### **FIGURE 18-13:** SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

#### **TABLE 18-8:** REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	eceive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	SPBRGH EUSART Baud Rate Generator Register, High Byte								51
SPBRG EUSART Baud Rate Generator Register, Low Byte								51	
Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.									

as '0'. Shaded cells are not used for synchronous master reception.

Reserved in 28-pin devices; always maintain these bits clear. Note 1:

#### 18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). T his mode d iffers f rom t he Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in M aster mode). This allows the device to transfer or receive data while in any low-power mode.

#### 18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the c ase of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will im mediately transfer to the TSR register and transmit.
- b) The se cond w ord w ill remain in the TXR EG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG r egister w ill tra nsfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit TXIE is set, thenterrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable th e s ynchronous sl ave se rial po rt b y setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the tran smission by setting enable bit TXEN.
- 6. If 9 -bit transmission is selected, the ni nth b it should be loaded in bit TX9D.
- 7. Start transmission by I oading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register, High Byte								51
SPBRG	EUSART Baud Rate Generator Register, Low Byte								51

#### TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

#### 18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle m ode and bit SR EN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the s ynchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag b it, R CIF, w ill be set w hen reception is complete. An in terrupt w ill be ge nerated if enable bit, RCIE, was set.
- Read the R CSTA register to get the 9th bit (if enabled) and determine if an y error occurred during reception.
- 7. Read t he 8 -bit rec eived da ta by rea ding th e RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART F	Receive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	-	WUE	ABDEN	51
SPBRGH	H EUSART Baud Rate Generator Register, High Byte								51
SPBRG	G EUSART Baud Rate Generator Register, Low Byte								51

#### TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

NOTES:

#### 19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-D igital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

#### REGISTER 19-1: ADCON0 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-2 CHS3:CHS0: Analog Channel Select bits

0000 = Channel 0 (AN0)	
0001 = Channel 1 (AN1)	
0010 = Channel 2 (AN2)	

- 0011 = Channel 3 (AN3)
- 0100 = Channel 4 (AN4)
- 0101 = Channel 5 (AN5)<sup>(1,2)</sup>
- 0110 = Channel 6 (AN6)(1,2)
- 0111 = Channel 7 (AN7)<sup>(1,2)</sup>
- 1000 = Channel 8 (AN8)
- 1001 = Channel 9 (AN9)
- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12
- 1101 = Unimplemented<sup>(2)</sup>
- 1110 = Unimplemented<sup>(2)</sup>
- 1111 = Unimplemented<sup>(2)</sup>
  - Note 1: These channels are not implemented on 28-pin devices.
    - 2: Performing a conversion on unimplemented channels will return a floating input measurement.

bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

- 1 = A/D converter module is enabled
- 0 = A/D converter module is disabled

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'<math>-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

© 2004 Microchip Technology Inc.

The ADCON0 reg ister, s hown i n R egister 19-1, controls the ope ration of the A/D mo dule. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in R egister 19-3, c onfigures the A/D clock source, programmed acquisition time and justification.

# PIC18F2420/2520/4420/4520

#### **REGISTER 19-2: ADCON1 REGISTER**

U-0	U-0	R/W-0	R/W-0	R/W-0 <sup>(1)</sup>	R/W <sup>(1)</sup>	R/W <sup>(1)</sup>	R/W <sup>(1)</sup>
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source) 1 = VREF- (AN2)

0 = Vss

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3)

0 = VDD

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 <sup>(2)</sup>	AN6 <sup>(2)</sup>	AN5 <sup>(2)</sup>	AN4	AN3	AN2	AN1	ANO
0000 <b>(1)</b>	А	А	А	А	А	А	Α	А	А	А	Α	Α	А
0001	А	А	А	Α	AAA	AA				Α	Α	Α	Α
0010	А	А	А	Α	AAA	AA				Α	Α	Α	Α
0011	D	А	А	Α	AAA	AA				Α	Α	Α	Α
0100	D	D	А	А	AAA	AA				Α	Α	Α	Α
0101	D	D	D	А	AAA	AA				Α	Α	Α	Α
0110	D	D	D	D	AAA	AA				Α	Α	Α	Α
0111(1)	D	D	D	D	D	AAA	A			A	A	A	А
1000	DDD	)		D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	DDD	D			Α	А	Α	Α	Α	Α
1010	D	D	D	DDD	DD				А	Α	Α	Α	Α
1011	D	D	D	DDD	DD				D	Α	Α	Α	Α
1100	D	D	D	DDI	DDD				D	D	Α	А	Α
1101	D	D	D	DDI	DDD				D	D	D	А	Α
1110	D	D	D	DDD	DDD				D	D	D	D	Α
1111	D	D	D	DDD	DDD				D	D	D	D	D

A = Analog input

D = Digital I/O

- **Note 1:** The POR v alue of the PCFG bits depends on the value of the PBADEN c onfiguration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
  - 2: AN5 through AN7 are available only on 40/44-pin devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-3:	ADCON2 F	REGISTER						
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
	bit 7							bit 0
bit 7	<b>ADFM:</b> A/D 1 = Right ju 0 = Left jus	stified	mat Select t	bit				
bit 6	Unimplem		<b>d as</b> '0'					
bit 5-3	-			ime Select b	oits			
	111 = 20 T, 110 = 16 T, 101 = 12 T, 100 = 8 TAI 011 = 6 TAI 010 = 4 TAI 001 = 2 TAI 000 = 0 TAI	AD AD D D D D						
bit 2-0	111 = FRC 110 = FOSC 101 = FOSC 100 = FOSC	(clock deriv c/64 c/16 c/4 (clock deriv c/32 c/8	ed from A/D	Clock Select RC oscillato RC oscillato	<sub>Dr)</sub> (1)			
	Note 1:	added befo		ource is sele lock starts. T rsion.		•	•	• •

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 $\ensuremath{\textcircled{}^{\circ}}$  2004 Microchip Technology Inc.


The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the AD RESH:ADRESL register p air, the GO /DONE bit (AD CON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.



#### FIGURE 19-1: A/D BLOCK DIAGRAM

The value in the A DRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain un known dat a after a P ower-on Reset.

After the A/D module has been configured as desired, the s elected ch annel m ust be ac quired b efore th e conversion is started. The analog input channels must have t heir c orresponding T RIS b its s elected as a n input. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has el apsed, the A/D conversion can be started. An ac quisition time c an be p rogrammed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:


- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0 register)


5. Wait for A/D conversion to complete, by either:
Polling for the GO/DONE bit to be cleared

#### OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per b it is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

#### FIGURE 19-2: A/D TRANSFER FUNCTION





#### FIGURE 19-3: ANALOG INPUT MODEL

#### **19.1** A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the inp ut channel voltage level. The analog in put mo del is sho wn in Fig ure 19-3. The source im pedance (Rs) and the in ternal sa mpling switch (Rss) im pedance directly affect the tim e required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impe dance for ana log sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When t he	conversion	is s tarted, th e
	holding capa	acitor is disco	onnected from the
	input pin.		

EQUATION 19-1: ACQUISITION TIME

TACO

=

To c alculate t he m inimum acquisition time, Equation 19-1 may be used. This equation as sumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 s hows the c alculation of the minimum required acquisition time T ACQ. This calculation is based on the following application system assumptions:

CHOLD =		25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
VDD =5		$V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

## = TAMP + TC + TCOFF

#### EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD =	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$
or	
TC =	-(Chold)(Ric + Rss + Rs) $\ln(1/2048)$

Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

#### EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	02 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ature c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
TC =		-(Chold)(Ric + Rss + Rs) $\ln(1/2047) \mu s$ -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) $\mu s$ 1.05 $\mu s$
TACQ =0	)	$.2 \ \mu s + 1 \ \mu s + 1.2 \ \mu s$ 2.4 \ \ \ \ \ \ \ \ s

#### 19.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It als o giv es users the option to us e an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a ran ge of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition ti me, the n au tomatically beg ins a c onversion. Since the acquisition time is programmed, there may be no ne ed to wait for a n a cquisition time b etween selecting a channel and setting the GO/DONE bit.

Manual a cquisition is selec ted w hen ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has p assed be tween se lecting th e d esired inp ut channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible w ith de vices that do not of fer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D b egins sam pling the currently selected channel again. If an ac quisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- •2 Tosc
- •4 Tosc
- •8 Tosc
- •1 6 Tosc
- •3 2 Tosc
- •6 4 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum T AD ( see par ameter 130 f or m ore information).

Table 19-1 shows the resultant TAD times derived from the device ope rating freq uencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency				
Operation	ADCS2:ADCS0	PIC18F2X20/4X20	PIC18LF2X20/4X20 <sup>(4)</sup>			
2 Tosc	000	2.86 MHz	1.43 kHz			
4 Tosc	100	5.71 MHz	2.86 MHz			
8 Tosc	001	11.43 MHz	5.72 MHz			
16 Tosc	101	22.86 MHz	11.43 MHz			
32 Tosc	010	40.0 MHz	22.86 MHz			
64 Tosc	110	40.0 MHz	22.86 MHz			
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>			

#### TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

**Note 1:** The RC source has a typical TAD time of  $1.2 \,\mu s$ .

**2:** The RC source has a typical TAD time of  $2.5 \,\mu$ s.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

#### 19.4 Operation in Power Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determ ined in p art by the clock source and frequency while in a power managed mode.

If the A/D is expected to operate while the device is in a power ma naged m ode, the AC QT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be u sed in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be cl ocked by the same cl ock source until the conversion has been completed.

If de sired, the de vice m ay be pl aced into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the SI eep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSC CON<7>) must have already be en cleared prior to starting the conversion.

### 19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as d igital i nputs will convert as analog inputs. Analog levels on a digitally configured inp ut will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to co nsume c urrent o ut o f th e d evice's specification limits.
  - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

#### 19.6 A/D Conversions

Figure 19-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are deared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-5 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated w ith the p artially com pleted A/ D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the l ast value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or ab orted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be s et in
	the same instruction that turns on the A/D.


#### 19.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The a rray is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

#### FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



#### FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



#### 19.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the C CP2 mo dule. This requires that the CCP2M3:CCP2M0 b its (CCP2 CON<3:0>) b e programmed a s '1011' and th at the A/D m odule is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D a cquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repe at the A/D ac quisition period with m inimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel m ust be selected and the m inimum ac quisition period is either timed by the us er, or an ap propriate TACQ time s elected before the Special Event Trigger sets the  $GO/\overline{DONE}$  bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Eve nt T rigger w ill be ign ored by the A/D module, but wil I s till res et the Timer1 (or T imer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	—	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
ADRESH	A/D Result Register, High Byte								
ADRESL	A/D Result	Register, Lo	w Byte						51
ADCON0	—	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	51
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	51
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	52
TRISA	TRISA7 <sup>(2)</sup>	TRISA6 <sup>(2)</sup>	PORTA Da	ta Direction (	Control Reg	ister			52
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52
TRISB	PORTB Dat	a Direction (	Control Reg	ister					52
LATB	PORTB Dat	a Latch Reg	ister (Read	and Write to	Data Latch)				52
PORTE <sup>(4)</sup>	—	—	—	—	RE3 <sup>(3)</sup>	RE2	RE1	RE0	52
TRISE <sup>(4)</sup>	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
LATE <sup>(4)</sup>	—	—	—	—		PORTE Da	ta Latch Re	gister	52

IABLE 19-2:	REGISTERS ASSOCIATED WITH A/D OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These bits are unimplemented on 28-pin devices; always maintain these bits clear.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE configuration bit is '0'.

4: These registers are not implemented on 28-pin devices.

### 20.0 COMPARATOR MODULE

The a nalog comparator module c ontains two comparators that c an b e c onfigured in a variety of ways. The in puts c an be s elected from the an alog inputs multiplexed with pins RA0 through RA5, as well as the on -chip vol tage reference (see Section 21.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The C MCON register (R egister 20-1) se lects the comparator inp ut and out put co nfiguration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

ER 20-1:	CMCON R	EGISTER										
	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1				
	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0				
	bit 7							bit 0				
bit 7	<b>C2OUT</b> : Co	omparator 2	Output bit									
	1 = C2 VIN	<u>When C2INV = 0:</u> 1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN-										
	-	<u>VV = 1:</u> + < C2 VIN- + > C2 VIN-										
bit 6	<b>C10UT</b> : Co	omparator 1	Output bit									
	0 = C1 VIN <u>When C1IN</u> 1 = C1 VIN	+ > C1 Vin- + < C1 Vin-										
bit 5		mparator 2 (	Dutput Inver	sion bit								
	1 = C2 output inverted 0 = C2 output not inverted											
bit 4	1 = C1 out	mparator 1 ( put inverted put not inver	-	sion bit								
bit 3	CIS: Comparator Input Switch bit <u>When CM2:CM0 = 110:</u> 1 = C VIN- connects to RA3/AN3/VREF+ C2 VIN- connects to RA2/AN2/VREF-/CVREF 0 = C VIN- connects to RA0/AN0											
bit 2-0	C2 VIN- connects to RA1/AN1											
DIL <b>2</b> ⁼0		<b>CM2:CM0</b> : Comparator Mode bits Figure 20-1 shows the Comparator modes and the CM2:CM0 bit settings.										
	Legend:	l egend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'				
	1											

#### **REGISTER 20-1: CMCON REGISTER**

-n = Value at POR

'1' = Bit is set


'0' = Bit is cleared

x = Bit is unknown

#### 20.1 Comparator Configuration

There are eight modes of operation for the comparators, sh own in F igure 20-1. Bit s C M2:CM0 of th e CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the sp ecified m ode c hange del ay sh own i n Section 26.0 "Electrical Characteristics".

**Note:** Comparator interrupts should be disabled during a C omparator mode change; otherwise, a false interrupt may occur.



#### 20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the ou tput of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

#### 20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at V IN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).




FIGURE 20-2: SINGLE COMPARATOR

#### 20.3.1 EXTERNAL REFERENCE SIGNAL

When ext ernal v oltage refe rences are use d, th e comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD and can be applied to either pin of the comparator(s).

#### 20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated v oltage re ference f rom th e comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is on ly a vailable in the m ode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the V IN+ pi n of both comparators.

#### 20.4 Comparator Response Time

Response time is the minimum time, after selecting a new refe rence v oltage or i nput s ource, b efore th e comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be us ed (s ee Section 26.0 "Electrical Characteristics").

#### 20.5 Comparator Outputs


The comparator outputs are read through the CMCON register. Th ese b its a re r ead-only. T he comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin w ill be th e uns ynchronized out put of the comparator. T he un certainty of ea ch of t he comparators is related to the input offset voltage and the res ponse time given in th e specifications. Figure 20-3 s hows the comparator ou tput bl ock diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
  - 2: Analog le vels on any pind efined as a digital input may cause the input buffer to consume more current than is specified.






#### 20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the ou tput v alue of eit her comparator. Software will need to maintain information a bout the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to w rite a '1' t o th is register, a si mulated interrupt may be initiated.

Both the CM IE bit (PIE2 <6>) and the PEIE b it (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will s till be set if an in terrupt condition occurs.



The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any re ad o r wri te o f CMCON will e nd th e mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

#### 20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if ena bled. This interrupt will wake-up the device from Sleep mode, when enabled. Each op erational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

#### 20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). Howe ver, the inp ut p ins (RA0 through R A3) are c onfigured as ana log in puts b y default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). The refore, de vice current i s minimized w hen a nalog inputs are pre sent at R eset time.

#### 20.9 Analog Input Connection Considerations

A simplified c ircuit for an a nalog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source im pedance of 10 k $\Omega$  is recommended for the ana log sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL




TABLE 20-1:	<b>REGISTERS ASSOCIATED WITH COMPARATOR MODULE</b>
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51	
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	52	
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52	
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52	
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52	
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	52	
LATA	LATA7 <sup>(1)</sup>	LATA6 <sup>(1)</sup>	PORTA Da	PORTA Data Latch Register (Read and Write to Data Latch)						
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	PORTA Da	ata Direction	Control Re	egister			52	

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

**Note 1:** PORTA<7:6> and their direction and latch bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

### 21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder n etwork th at pr ovides a se lectable reference voltage. Al though its primary purpose is to provide a reference for the analog comparators, it m ay also be used independently of them.

A block diagram of the module is shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of C VREF v alues and has a p ower-down f unction t o conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or anexternal voltage reference.

#### 21.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (R egister 21-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used

is selected by the CVRR b it (CVRCON<5>). The primary difference between the ranges is the size of the steps s elected b y t he C VREF Sele ction bit s (CVR3:CVR0), with one range offering finer resolution. The equ ations use d to c alculate th e outp ut of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVRSRC x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage c an come from either V DD and V SS, or the external VREF+ and VREF- th at are multiplexed with R A2 and R A3. The voltage so urce i s s elected by the C VRSS b it (CVRCON<4>).


The settling time of the comparator voltage reference must be consid ered when changing the CVREF output (see T able 26-3 in **Section 26.0** " **Electrical Characteristics**").

#### REGISTER 21-1: CVRCON REGISTER

		<b>NEOIOTEN</b>									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CVREN	CVROE <sup>(1)</sup>	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0			
	bit 7							bit 0			
bit 7	CVREN: C	Comparator Vo	oltage Refe	rence Enab	le bit						
	1 =C VREF circuit powered on										
	0 =C VREF circuit powered down										
bit 6	CVROE: Comparator VREF Output Enable bit <sup>(1)</sup>										
		F voltage leve									
	0 <b>=C</b> VRE	F voltage is di	sconnected	d from the R	A2/AN2/Vre	EF-/CVREF p	n				
	Note 1:	CVROE ove	errides the	TRISA<2> b	it setting.						
bit 5	CVRR: Co	mparator VRE	F Range S	election bit							
	1 = 0  to  0	.667 CVRSRC,	with CVRS	SRC/24 step	size (low rar	nge)					
	0 = 0.25 0	CVRSRC to 0.7	5 CVRSRC	, with CVRSF	RC/32 step si	ize (high rar	nge)				
bit 4	CVRSS: C	Comparator VF	REF Source	Selection b	it						
		arator referer			. , .	/REF-)					
	•	arator referer									
bit 3-0	CVR3:CV	R0: Comparat	tor VREF Va	alue Selectio	on bits ( $0 \le (0)$	CVR3:CVR	0) ≤ 15)				
	When CVF										
		(CVR3:CVR0)	)/24) ● (CV	RSRC)							
	When CVF	<u>≺R = 0:</u> CVRSRC/4) + (		(DO)(22) = (C)							
		CVRSRC(4) + (		KU)/32) ♥ (C	VRSRC)						
	Legend:										
	R = Reada	able bit	W = W	ritable bit	U = Unim	plemented	bit, read as '(	) <sup>,</sup>			
	-n = Value	at POR	'1' = B	it is set		s cleared	x = Bit is ur				
	L										

# PIC18F2420/2520/4420/4520

#### FIGURE 21-1: VOLTAGE REFERENCE BLOCK DIAGRAM



#### 21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference so urce r ails. The voltage r eference is derived from the reference source; therefore, the CVREF output changes with f luctuations in that s ource. The te sted absolute ac curacy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

#### 21.3 Operation During Sleep

When the device wakes up from SI eep th rough a n interrupt or a Watchdog Timer time-out, the contents of the CVRCON register a ren ot affected. To minimize current c onsumption i n SI eep m ode, t he voltage reference should be disabled.

#### 21.4 Effects of a Reset


A device R eset disables the volt age reference by clearing b it, CV REN (C VRCON<7>). This Re set a lso disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

#### 21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator m ay be c onnected to the RA2 pin if th e CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase c urrent c onsumption. C onnecting RA2 as a digital output with CVRSS e nabled will also in crease current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buf fer mu st be use d on the voltage reference output for external connections to V REF. Figure 21-2 shows an example buffering technique.

#### FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



#### TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51	
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51	
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	<sup>1)</sup> PORTA Data Direction Control Register							

Legend: Shaded cells are not used with the comparator voltage reference.

**Note 1:** PORTA pins are enabled based on oscillator configuration.

NOTES:

#### 22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F2420/2520/4420/4520 dev ices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the dev ice experiences an excursion past the trip point in that direction, an interruptflag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The H igh/Low-Voltage D etect C ontrol register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to b e "turned off" by the user und er software control, w hich minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 22-1.

#### REGISTER 22-1: HLVDCON REGISTER (HIGH/LOW-VOLTAGE DETECT CONTROL)

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	—	IRVST	HLVDEN	HLVDL3(1)	HLVDL2(1)	HLVDL1 <sup>(1)</sup>	HLVDL0 <sup>(1)</sup>
bit 7							bit 0

bit 7	VDIRMAG: Voltage Direction Magnitude Select bit
	<ul> <li>1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)</li> <li>0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	IRVST: Internal Reference Voltage Stable Flag bit
	<ul> <li>I = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range</li> </ul>
	<ul> <li>Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled</li> </ul>
bit 4	HLVDEN: High/Low-Voltage Detect Power Enable bit
	<ul><li>1 = HLVD enabled</li><li>0 = HLVD disabled</li></ul>
bit 3-0	HLVDL3:HLVDL0: Voltage Detection Limit bits <sup>(1)</sup>
	1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Maximum setting
	•
	•
	0000 = Minimum setting
	<b>Note 1:</b> See Table 26-4 for specifications.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

The module is enabled by setting the H LVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

#### 22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage

event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference v oltage g enerated by the v oltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage issoftware programmable to anyone of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external sou rce. Thi s m ode is enabled w hen bit s HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, H LVDIN. This gives u sers f lexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 22-1:

#### 22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- 2. Set the VD IRMAG bit to detect high vol tage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the H LVD mo dule by se tting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- 5. Enable t he H LVD i nterrupt i f i nterrupts ar e desired by s etting th e H LVDIE and G IE bits (PIE2<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.


#### 22.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the H LVD cir cuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.


#### 22.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in el ectrical specification p arameter D 420, may be us ed by o ther in ternal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits u sing the voltage r eference a re d isabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a lo w or hig h-voltage condition ca n be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be de tected during thi s int erval. R efer to Figure 22-2 or Figure 22-3.



#### FIGURE 22-2: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0)



#### FIGURE 22-3: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1)


#### 22.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is de sirable. For example, the H LVD m odule c ould be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (th e voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt c ould c ause the execution of an ISR, which would allow the application to perform "house-keeping t asks" and p erform a c ontrolled sh utdown before the de vice voltage exits the valid operating range at T B. The HLVD, thus, would give the application a time w indow, re presented b y t he difference between TA and TB, to safely exit.

### FIGURE 22-4:

#### TYPICAL LOW-VOLTAGE DETECT APPLICATION



#### 22.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during SI eep. If the device v oltage c rosses the trip point, the HLVDIF bit will be set and the device w ill wake-up from SIee p. D evice exe cution will continue from the interrupt vector ad dress if interrupts hav e been globally enabled.

#### 22.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG	—	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	50
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OCSFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52

#### TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

#### 23.0 SPECIAL FEATURES OF THE CPU

PIC18F2420/2520/4420/4520 devic es inc lude several features intended to maxi mize reliability and m inimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The o scillator can b e c onfigured f or the a pplication depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Pow er-up and Os cillator Start-up Timers provided for Resets, P IC18F2420/2520/4420/ 4520 devices have a Watchdog Timer, which is either permanently ena bled via the configuration bit s or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the ad ditional b enefits of a Fai I-Safe C lock Mo nitor (FSCM) and Two-Speed Start-up. FSCM provides for background mo nitoring of the peri pheral cl ock an d automatic switchover in the event of its failure. Two-Speed Start-up en ables code to be ex ecuted alm ost immediately on start-up, while the primary clock source completes its start-up delays.

All of t hese fe atures are e nabled and configured by setting the appropriate configuration register bits.

#### 23.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBL PTR pointing to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a I ong write to the configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	—	—	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L		_		BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	_	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	—	_	—	_	LPT1OSC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	_	_	_	LVP	—	STVREN	101-1
300008h	CONFIG5L	_	—	—	_	CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	—	_	_	_	_	_	11
30000Ah	CONFIG6L	_	_	_	_	WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	—	—	—	111
30000Ch	CONFIG7L	—	—		_	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB		_	_	_	_	_	-1
3FFFFEh	DEVID1 <sup>(1)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx <sup>(2)</sup>
3FFFFFh	DEVID2 <sup>(1)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

2: See Register 23-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

**Note 1:** Unimplemented in PIC18F2420/4420 devices; maintain this bit set.

1 20-1.				NEO101 EI	, , , , , , , , , , , , , , , , , , ,			,0111,			
	R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1			
	IESO	FCMEN	_		FOSC3	FOSC2	FOSC1	FOSC0			
	bit 7							bit 0			
bit 7	1 = Oscilla	rnal/Externa tor Switchov tor Switchov	er mode en		t						
bit 6	FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled										
bit 5-4	Unimplem	ented: Read	<b>d as</b> '0'								
	<pre>11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6, port function on RA7 1000 = Internal oscillator block, port function on RA6 and RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6</pre>										
	0010 = HS 0001 = XT 0000 = LP	oscillator oscillator	scillator, CLF	(O function c	n RA6						
	Ŭ	Legend:									
	$R = Readable bit \qquad P = Programmable bit \qquad U = Unimplemented bit, read as '0'$										
	-n = Value when device is unprogrammed u = Unchanged from programmed state										

#### REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

#### REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2LOW (BYTE ADDRESS 300002h) U-0 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 U-0 U-0 BORV1<sup>(1)</sup> BORV0<sup>(1)</sup> BOREN1<sup>(2)</sup> BORENO<sup>(2)</sup> PWRTEN<sup>(2)</sup> bit 7 bit 0 bit 7-5 Unimplemented: Read as '0' BORV1:BORV0: Brown-out Reset Voltage bits<sup>(1)</sup> bit 4-3 11 = Maximum setting 00 = Minimum setting BOREN1:BOREN0: Brown-out Reset Enable bits<sup>(2)</sup> bit 2-1 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset disabled in hardware and software **PWRTEN:** Power-up Timer Enable bit<sup>(2)</sup> bit 0 1 = PWRT disabled 0 = PWRT enabled Note 1: See Section 26.1 "DC Characteristics: Supply Voltage" for specifications. 2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled. Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0' u = Unchanged from programmed state -n = Value when device is unprogrammed

#### REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

#### bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111	=	1:32,768
1110	=	1:16,384
1101	=	1:8,192
1100	=	1:4,096
1011	=	1:2,048
1010	=	1:1,024
1001	=	1:512
1000	=	1:256
0111	=	1:128
0110	=	1:64
0101	=	1:32
0100	=	1:16
0011	=	1:8
0010	=	1:4
0001	=	1:2
0000	=	1:1
WDTI	=N	I. Watchd

### bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

	R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1	
	MCLRE	_	_	—		LPT1OSC	PBADEN	CCP2MX	
	bit 7							bit 0	
bit 7	MCLRE: M	ICLR Pin Er	nable bit						
			·	pin disabled					
	0 = RE3 in	= RE3 input pin enabled; MCLR disabled							
bit 6-3	Unimplem	Jnimplemented: Read as '0'							
bit 2	LPT1OSC:	LPT1OSC: Low-Power Timer1 Oscillator Enable bit							
	1 = Timer1	configured	for low-pow	er operation					
	0 = Timer1	0 = Timer1 configured for higher power operation							
bit 1	,		Enable bit						
	,					<4:0> pin cor	<b>č</b> ,		
		= PORTB<4:0> pins are configured as analog input channels on Reset							
		0 = PORTB<4:0> pins are configured as digital I/O on Reset							
bit 0		CCP2MX: CCP2 Mux bit							
		1 = CCP2 input/output is multiplexed with RC1							
	0 = CCP2 i	nput/output	is multiplex	ed with RB3					
	Legend:								
	R = Reada	ble bit	P = Prog	rammable bi	t U = Un	implemented	bit, read as	'0'	

CONFIG3H: CONFIGURATION REGISTER 3HIGH (BYTE ADDRESS 300005h)

······································	
-n = Value when device is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	—	—	—	LVP	_	STVREN
bit 7							bit 0

bit 7 **DEBUG:** Background Debugger Enable bit

 $\ensuremath{\mathtt{1}}$  = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins

0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug

#### bit 6 XINST: Extended Instruction Set Enable bit

1 = Instruction set extension and Indexed Addressing mode enabled

- 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
- bit 5-3 Unimplemented: Read as '0'
- bit 2 LVP: Single-Supply ICSP Enable bit
  - 1 = Single-Supply ICSP enabled
  - 0 = Single-Supply ICSP disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 STVREN: Stack Full/Underflow Reset Enable bit
  - 1 = Stack full/underflow will cause Reset
  - 0 = Stack full/underflow will not cause Reset

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 23-4:

REGISTER 23-6:	CONFIG5L: CONFIGURATION REGISTER 5LOW (BYTE ADDRESS 300008h)								
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1	
	—	—	_		CP3 <sup>(1,2)</sup>	CP2 <sup>(1)</sup>	CP1	CP0	
	bit 7							bit 0	
bit 7 4	Unimploment	ted. Door							
bit 7-4	-	Unimplemented: Read as '0' CP3: Code Protection bit <sup>(1,2)</sup>							
bit 3									
		<ul> <li>1 = Block 3 (006000-007FFFh) not code-protected</li> <li>0 = Block 3 (006000-007FFFh) code-protected</li> </ul>							
bit 2	CP2: Code F	Protection b	<sub>oit</sub> (1)						
	1 = Block 2 ( 0 = Block 2 (		-	-					
bit 1	,								
DIL I	<b>CP1:</b> Code Protection bit 1 = Block 1 (002000-003FFFh) not code-protected								
	1 = Block 1 0 = Block 1		,						
bit 0 <b>CP0:</b> Code Protection bit 1 = Block 0 (000800-001FFFh) not code-protected 0 = Block 0 (000800-001FFFh) code-protected									
	<b>Note 1:</b> U	Inimpleme	nted in PIC	18F2420/44	20 devices; r	maintain this	s bit set.		
	<b>2</b> : L	Inimpleme	nted in PIC	18F2425/44	25 devices; r	maintain this	s bit set.		
	Legend:								
	R = Readab	le bit	C = Clear	able bit	U = Unin	nplemented	bit, read as '	0'	

### REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—		—
bit 7							bit 0

u = Unchanged from programmed state

- bit 7 CPD: Data EEPROM Code Protection bit
  - 1 = Data EEPROM not code-protected
  - 0 = Data EEPROM code-protected
- bit 6 **CPB:** Boot Block Code Protection bit 1 = Boot block (00000-0007FFh) not code-protected 0 = Boot block (00000-0007FFh) code-protected

-n = Value when device is unprogrammed

bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

REGISTER 23-8:	CONFIG6	CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)											
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1					
	_		_		WRT3 <sup>(1,2)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0					
	bit 7						·	bit 0					
bit 7-4	Unimplem	Jnimplemented: Read as '0'											
bit 3	WRT3: Wri	te Protectior	ı bit <sup>(1,2)</sup>										
		= Block 3 (006000-007FFFh) not write-protected = Block 3 (006000-007FFFh) write-protected											
bit 2	WRT2: Wri	WRT2: Write Protection bit <sup>(1)</sup>											
		(004000-00 (004000-00	,	•									
bit 1	WRT1: Wri	te Protection	bit										
		(002000-00 (002000-00											
bit 0	WRT0: Wri	te Protection	bit										
		(000800-00 (000800-00	,										
	Note 1:	Unimpleme	nted in PIC1	8F2420/44	20 devices; m	naintain this	bit set.						
	2:	Unimpleme	nted in PIC1	8F2425/44	25 devices; m	naintain this	bit set.						
	Legend:												
	R = Reada	ble bit	C = Cleara	able bit	U = Unim	plemented l	bit, read as '	0'					

#### REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC <sup>(1)</sup>	—	—	—	—	—
bit 7							bit 0

u = Unchanged from programmed state

bit 7 WRTD: Data EEPROM Write Protection bit

1 = Data EEPROM not write-protected

-n = Value when device is unprogrammed

0 = Data EEPROM write-protected

bit 6 WRTB: Boot Block Write Protection bit

1 = Boot block (000000-0007FFh) not write-protected

0 = Boot block (000000-0007FFh) write-protected

bit 5 WRTC: Configuration Register Write Protection bit<sup>(1)</sup>

1 = Configuration registers (300000-3000FFh) not write-protected

0 = Configuration registers (300000-3000FFh) write-protected

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

bit 4-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	vice is unprogrammed	u = Unchanged from programmed state

	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1			
		—	—	_	EBTR3 <sup>(1,2)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0			
	bit 7							bit 0			
bit 7-4	Unimplem	ented: Rea	ad as '0'								
bit 3	EBTR3: Ta	able Read P	rotection bit	<sub>(</sub> (1,2)							
		•	,		from table rean table rean table reads						
bit 2	EBTR2: Ta	ble Read P	rotection bit	(1)							
	1 = Block 2	2 (004000-0	05FFFh) no	t protected	from table rea	ads execute	d in other bl	ocks			
	0 = Block  2	2 (004000-0	05FFFh) pr	otected fror	n table reads	executed in	other blocks	S			
bit 1	EBTR1: Ta	able Read P	rotection bit	t							
		<ul> <li>1 = Block 1 (002000-003FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 1 (002000-003FFFh) protected from table reads executed in other blocks</li> </ul>									
bit 0	EBTR0: Ta	able Read P	rotection bit	t							
		<ul> <li>1 = Block 0 (000800-001FFFh) not protected from table reads executed in other blocks</li> <li>0 = Block 0 (000800-001FFFh) protected from table reads executed in other blocks</li> </ul>									
	Note 1:	Unimplem	ented in PIC	C18F2420/4	420 devices;	maintain this	s bit set.				
	2:	2: Unimplemented in PIC18F2425/4425 devices; maintain this bit set.									
	Legend:										
	R = Reada	able bit	C = Clea	arable bit	U = Unii	mplemented	bit, read as	'0'			

REGISTER 23-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

u = Unchanged from programmed state

#### REGISTER 23-11: CONFIG7H: CONFIGURATION REGISTER 7HIGH (BYTE ADDRESS 30000Dh)

ι	J-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
-	_	EBTRB	—	—	—	—	—	—
bit 7								bit 0

bit 7 Unimplemented: Read as '0'

bit 6 EBTRB: Boot Block Table Read Protection bit

-n = Value when device is unprogrammed

1 = Boot block (000000-0007FFh) not protected from table reads executed in other blocks 0 = Boot block (000000-0007FFh) protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2420/2520/4420/4520

	RR		RR		RR		RR	
D	EV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7	7							bit 0

bit 7-5 **DEV2:DEV0:** Device ID bits

000 = PIC18F4520 010 = PIC18F4420 100 = PIC18F2520

110 = PIC18F2420

#### bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2420/2520/4420/4520

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7	•	•	•	•			bit 0

#### bit 7-0 **DEV10:DEV3:** Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0000 1100 = PIC18F2420/2520/4420/4520 devices

**Note:** These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

© 2004 Microchip Technology Inc.

### 23.2 Watchdog Timer (WDT)


For PIC18F2420/2520/4420/4520 devices, the WDT is driven by the IN TRC s ource. Whe n t he WDT i s enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WD T po stscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 13 1.072 seconds (2.18 minutes). The W DT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (O SCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP in structions clear the W DT and postscaler counts when executed.
  - 2: Changing the s etting of t he IR CF bit s (OSCCON<6:4>) c lears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

#### 23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit th at al lows so ftware to o verride the WDT en able configuration bit, but on ly if the configuration bit has disabled the WDT.



### FIGURE 23-1: WDT BLOCK DIAGRAM

#### **REGISTER 23-14: WDTCON REGISTER**



#### bit 7-1 Unimplemented: Read as '0'

- bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit<sup>(1)</sup>
  - 1 = Watchdog Timer is on
  - 0 = Watchdog Timer is off

**Note 1:** This bit has no effect if the configuration bit, WDTEN, is enabled.

Legend:	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	-n = Value at POR

#### TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit	7it B	6 it B	5 it B	4 it B	3 it B	2 it B	1 it B	Reset Øalues on page
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	48
WDTCON	—	—		_	_	—	_	SWDTEN	50

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

### 23.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by al lowing t he m icrocontroller t o us e t he I NTOSC oscillator as a c lock s ource u ntil th e p rimary cl ock source is available. It is enabled by setting the IESO configuration bit.

Two-Speed S tart-up s hould be enabled only if the primary os cillator mo de is LP, X T, HS or H SPLL (crystal-based modes). O ther s ources do not re quire an OST start-up delay; for the se, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure it self to run from the internal os cillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI\_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a hig her cl ock s peed b y setting bits IR CF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

In all other power managed modes, Two-Speed Startup is not us ed. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

#### 23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the d evice s till obey s the norma I comm and sequences for entering pow er managed m odes, including multiple SLEEP i nstructions (refer to **Section 3.1.4 " Multiple Sleep C ommands"**). In practice, this m eans that u ser code can change the SCS1:SCS0 bit s ettings or i ssue SLEEP instructions before th e OST tim es out. This w ould allow an application to briefly w ake-up, perform routine "housekeeping" t asks and return t o S leep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




#### DS39631A-page 260

### 23.4 Fail-Safe Clock Monitor

The Fa il-Safe C lock M onitor (FSCM) a llows th e microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the ev ent of a cl ock fai lure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output di vided by 6 4. Th is a llows am ple tim e b etween FSCM sample clocks for a peri pheral clock edg e to occur. The peripheral de vice clock and the sam ple clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on th e ris ing edg e of th e sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still se t, a clock failure has been detected (Figure 23-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition) and
- •t he WDT is reset.

During switchover, the post scaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 23.3.1 "Special C onsiderations f or Using Two-Speed Start-up" for more details.

To use a higher clock speedon wake-up, the INTOSC or postscaler clock sources can be select ed to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources on ly. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

### 23.4.1 FSCM AND THE WATCHDOG TIMER

Both the F SCM and the WD T are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTOSC cl ock w hen a c lock fai lure is d etected. Depending o n t he frequency s elected by th e IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WD T time-out t o o ccur a nd a s ubsequent device R eset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

### 23.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by en tering a p ower managed mode. O n Reset, the controller starts the primary clock so urce specified in Configuration R egister 1 H (w ith an y required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming s et). The Fa il-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power managed mode is entered.





#### 23.4.3 FSCM INTERRUPTS IN POWER MANAGED MODES

By entering a pow er managed mo de, the cl ock multiplexer se lects t he cl ock s ource se lected by t he OSCCON register. Fail-Safe Monitoring of the power managed clock source resumes in the power managed mode.

If an o scillator failure occurs during power managed operation, the subsequent events depend on whether or not the o scillator failure in terrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An au tomatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in I dle m ode will cause the C PU to b egin executing instructions w hile bei ng c locked b y th e IN TOSC source.

#### 23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the d evice has exi ted Pow er-on R eset (POR) or I ow-power SI eep mode. When the primary device clock is EC, RC or IN TRC modes, monitoring can begin immediately following these events.

For os cillator modes i nvolving a crystal or resonator (HS, H SPLL, LP or XT), the s ituation is somewhat different. Sin ce the os cillator m ay require a s tart-up

time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also pre vent the det ection of the oscillator's failure to start at all following these events. This can be avoided by monitoring th e O STS bit and u sing a timing routine to determine if the oscillator is t aking to o lo ng to st art. Ev en s o, n o oscillator failure interrupt will be flagged.

As noted in Section 23.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter a n alternate power managed mode while waiting for the primary clock to become stable. When the new power managed mode is selected, the primary clock is disabled.

### 23.5 Program Verification and Code Protection

The ov erall s tructure of the cod e pro tection on the PIC18 F lash d evices differs s ignificantly f rom oth er PICmicro<sup>®</sup> devices.

The user program memory is divided into five blocks. One of these is a boot block of 2 Kbytes. The remainder of the memory is divided into four blocks on b inary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-5 shows the program memory organization for 16 and 32-Kbyte devices and the specific code protection b it a ssociated w ith ea ch blo ck. Th e ac tual locations of the bits are summarized in Table 23-3.

#### FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2420/2520/4420/4520

	MEMORY S	IZE/DEVICE		Dia da Desta stian
	16 Kbytes (PIC18F2420/4420)	32 Kbytes (PIC18F2520/4520)	Address Range	Block Code Protection Controlled By:
	Boot Block	Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
	Block 0	Block 0	000800h 001FFFh	CP0, WRT0, EBTR0
	Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
		Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
		Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
	Unimplemented Read 'o's	Unimplemented Read 'o's		(Unimplemented Memory Space)
			1FFFFFh	

#### TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	ne Bit 7 Bit 6 Bit 5 Bit 4 Bit 3		Bit 3	Bit 2	Bit 1	Bit 0		
300008h	CONFIG5L		_	_	_	CP3 <sup>(1,2)</sup>	CP2 <sup>(1)</sup>	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	—	—	—	—
30000Ah	CONFIG6L	_	—	_	_	WRT3 <sup>(1,2)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	—		—
30000Ch	CONFIG7L	_	—	_	—	EBTR3 <sup>(1,2)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB	_	_	—	—		—

**Legend:** Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18F2420/4420 devices; maintain this bit set.

2: Unimplemented in PIC18F2425/4425 devices; maintain this bit set.


#### 23.5.1 PROGRAM MEMORY CODE PROTECTION


The program memory may be read to or written from any location us ing the t able rea d a nd t able w rite instructions. The de vice ID may be re ad with t able reads. The configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The E BTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allo wed to read and w ill result in readin g '0's. Figures 23-6 through 23-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be in itiated via ICSP or an ex ternal programmer.


### FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED





#### FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

#### FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



© 2004 Microchip Technology Inc.

#### 23.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of dat a EEPROM. WRTD inhibits int ernal and external writes to da ta EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

#### 23.5.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write-protected. The WRTC bit c ontrols protection of the configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

### 23.6 ID Locations

Eight m emory I ocations (20000h-200007h) a re designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

## 23.7 In-Circuit Serial Programming

PIC18F2420/2520/4420/4520 de vices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the p rogramming voltage. This allows customers to manufacture boards with un programmed d evices and the n pro gram th e microcontroller just before shipping the product. This also al lows the m ost rec ent firm ware or a custom firmware to be programmed.

### 23.8 In-Circuit Debugger

When the DEBUG configuration bit is programmed to a '0', the In-C ircuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger.

TABLE 23-4: DEBUGGER RESOURCES	TABLE 23-4:	DEBUGGER RESOURCES
--------------------------------	-------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MC LR/VPP/RE3, V DD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or on e of the third party development tool companies.

## 23.9 Single-Supply ICSP Programming

The LVP configuration bit enables Single-Supply ICSP Programming (formerly kn own a s Low -Voltage IC SP Programming or L VP). When Sing le-Supply Programming is enabled, the microcontroller can be programmed without requiring high vol tage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using Single-Supply Programming mode, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage prog ramming is always available, regardless of the state of th e LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
  - 2: By def ault, Sin gle-Supply IC SP i s enabled in unprogrammed d evices (as supplied fro m M icrochip) an d era sed devices.
  - **3:** When Si ngle-Supply Prog ramming i s enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
  - 4: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or c leared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage pro gramming is av ailable an d must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

## 24.0 INSTRUCTION SET SUMMARY

PIC18F2420/2520/4420/4520 devices inc orporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

### 24.1 Standard Instruction Set

The st andard PIC 18 ins truction s et ad ds many enhancements to the previous PIC micro<sup>®</sup> in struction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions th at require two program memory locations.

Each single-word in struction is a 16-bit word divided into an opcode, which specifies the instruction type and one or m ore op erands, which furth er sp ecify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** a nd **control** operations. T able 24-1 sh ows the o pcode fiel d descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The f ile reg ister d esignator 'f' s pecifies w hich fil e register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected b y th e op eration, w hile the file reg ister designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All i nstructions are a single word, e xcept for four double-word i nstructions. The sein structions w ere made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second w ord is executed as a n instruction (b y itself), it will execute as a NOP.

All sin gle-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The I nstruction Set Sum mary, shown in Table 24-2, lists the st andard in structions r ecognized by the Microchip Assembler (MPASM<sup>TM</sup>).

**Section 24.1.1 "Standard Instruction Set"** provides a description of each instruction.

### TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
fs	12-bit Register file address (000h to FFFh). This is the source address.
f <sub>d</sub>	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*-	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch. Time-out bit.
TO	Top-of-Stack.
TOS	Unused or unchanged.
u MDT	Watchdog Timer.
WDT	Working register (accumulator).
WREG x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for
~	compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
z <sub>d</sub>	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer $expr$ .
$\rightarrow$	Assigned to.
< >	Register bit field.
~ ~	
e	In the set of.

Byte-oriented file register	operations	Example Instruction
15 10 9	8 7 0	
OPCODE d a	a f (FILE #)	ADDWF MYREG, W, B
	lect bank	
Byte to Byte move operation	ons (2-word)	
15 12 11	0	
OPCODE f	f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11	0	
1111 f	(Destination FILE #)	
f = 12-bit file registe	er address	
Bit-oriented file register op	perations	
	3 7 0	
OPCODE b (BIT #) a	f (FILE #)	BSF MYREG, bit, B
a = 0 to force Acces a = 1 for BSR to se f = 8-bit file register	lect bank	
Literal operations	_	
15 8 OPCODE	7 0 k (literal)	MOVLW 7Fh
k = 8-bit immediate v		
Control operations		
CALL, GOTO and Branch o		
15		
OPCODE	n<7:0> (literal)	GOTO Label
15 12 11	0 n<19:8> (literal)	
1111		
n = 20-bit immediate	value	
15	8 7 0	
OPCODE	S n<7:0> (literal)	CALL MYFUNC
15 12 11	0	
1111	n<19:8> (literal)	
S = Fast bit		
15 11 10	0	
OPCODE n	<10:0> (literal)	BRA MYFUNC
15 8	7 0	

#### TABLE 24-2: PIC18FXXXX INSTRUCTION SET

Mnemonic, Operands		Description	Cuelos	16-	-Bit Instr	uction W	lord	Status	Natas
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	BYTE-ORIENTED OPERATIONS								
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 u	f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
	, . , .	borrow				-	_	, _, , _ , _ , _	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff		Z, N	Ĺ

**Note 1:** When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnem	onic			16-	Bit Instr	uction W	/ord	Status	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIENTED OPERATIONS									
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS						•	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
	1.							PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

#### TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL	OPERA	<b>FIONS</b>							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEI	MORY ←	> PROGRAM MEMORY OPERATIO	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

### TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

**Note 1:** When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

### 24.1.1 STANDARD INSTRUCTION SET

	DLW	ADD liter	ADD literal to W						
Synta	ax:	ADDLW	k						
Oper	ands:	0 ≤ k ≤ 255	5						
Oper	ation:	(W) + k $\rightarrow$	W						
Statu	is Affected:	N, OV, C, I	DC, Z						
Enco	oding:	0000	1111	kk}	k	kkkk			
Desc	ription:	The conter 8-bit literal W.							
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3	3	Q4				
	Decode	Read literal 'k'	Proce Data			ite to W			
<u>Exan</u>	nple:	ADDLW	15h						
	Before Instruc	tion							
	W =	10h							
	After Instruction	n							
	W =	25h							

ADDWF	ADD W to f
Syntax:	ADDWF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ dest
Status Affected:	N, OV, C, DC, Z
Encoding:	0010 01da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

QC	ycle Activity:					
	Q1		Q2		13	Q4
	Decode	Read register 'f'		Process Data		Write to destination
<u>Exan</u>	Example:		DDWF	REG,	0, 0	
	Before Instruc	tion				
	W REG	= =	17h 0C2h			
	After Instruction					
	W REG	=	0D9h 0C2h			

Note:	All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in
	symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W a	ADD W and CARRY bit to f				
Syntax:	ADDWFC	f {,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(W) + (f) + (	(C) $\rightarrow$ dest				
Status Affected:	N,OV, C, D	C, Z				
Encoding:	0010	00da fi	ff	ffff		
placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank (default). If 'a' is '0' and the extended instructio set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe						
Words:	1	set Mode" fo				
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Process Data		Vrite to stination		
Example:	ADDWFC	REG, 0,	1			
Before Instruc CARRY REG W After Instructio CARRY REG W	bit = 1 = 02h = 4Dh on					

AND	DLW	AND litera	al with	w		
Synta	ax:	ANDLW	k			
Oper	ands:	$0 \le k \le 255$				
Oper	ation:	(W) .AND. I	$k \to W$			
Statu	s Affected:	N, Z				
Enco	ding:	0000	1011	kkk	:k	kkkk
Desc	ription:	The conten 8-bit literal				
Worc	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Proce Dat		Wı	rite to W
Exan	nple:	ANDLW	05Fh			
Before Instruction		tion				
	W=	A3h				
	W= After Instructio					

ANDWF	AND W with f	BC	Branch if Carry			
Syntax:	ANDWF f {,d {,a}}	Syntax:	BC n			
Operands:	$0 \le f \le 255$	Operands:	-128 ≤ n ≤ 127			
	$d \in [0,1]$ $a \in [0,1]$	Operation:	if CARRY bit is '1' (PC) + 2 + 2n $\rightarrow$ PC			
Operation:	(W) .AND. (f) $\rightarrow$ dest	Status Affected:	None			
Status Affected:	N, Z	Encoding:	1110 0010 nnnn nnnn			
Encoding: Description:	000101daffffffffThe contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing 	Description: Words: Cycles: Q Cycle Activity: If Jump: Q1	If the CARRY bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) Q2 Q3 Q4			
Words:	1	Decode	Read literal Process Write to PC 'n' Data			
Cycles:	1	No	No No No			
Q Cycle Activity:		operation	operation operation operation			
Q1	Q2 Q3 Q4	If No Jump:				
Decode	Read         Process         Write to           register 'f'         Data         destination	Q1 Decode	Q2         Q3         Q4           Read literal         Process         No			
			'n' Data operation			
Example:	ANDWF REG, 0, 0	Example:	HERE BC 5			
Before Instruct W REG After Instructio W REG	= 17h = C2h	Before Instru PC After Instruct If CARF PC If CARF	= address (HERE) ion RY = 1; C = addres s (HERE + 12) RY = 0;			

BCF	Bit Clear f	BN	Branch if Negative
Syntax:	BCF f, b {,a}	Syntax:	BN n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	$0 \le b \le 7$ $a \in [0,1]$	Operation:	if NEGATIVE bit is '1' (PC) + 2 + 2n $\rightarrow$ PC
Operation:	$0 \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0110 nnnn nnnn
Encoding: Description:	1001bbbaffffffffBit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select theGPR bank (default).If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever $f \le 95$ (5Fh). SeeSection 24.2.3 "Byte-Oriented andBit-Oriented Instructions in Indexed	Description: Words: Cycles:	If the NEGATIVE bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)
Words:	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:	
Cycles:	1	Q1	Q2 Q3 Q4
Q Cycle Activity:		Decode	Read literalProcessWrite to PC'n'Data
Q1 Decode	Q2         Q3         Q4           Read         Process         Write	No operation	No No No operation operation
	register 'f' Data register 'f'	If No Jump:	
Example:	BCF FLAG REG, 7, 0	Q1	Q2 Q3 Q4 Read literal Process No
Before Instruct FLAG_RE	ion	Decode	Read literalProcessNo'n'Dataoperation
After Instructio FLAG_R		Example: Before Instruct PC After Instruction If NEGAT PC If NEGAT PC	= address (HERE) on FIVE = 1; = addres s (Jump)

BNC	Branch if	Branch if Not Carry		BNN		Branch if	Branch if Not Negative		
Syntax:	BNC n	BNC n		Syntax	:	BNN n			
Operands:	-128 ≤ n ≤ ′	127		Operar	nds:	-128 ≤ n ≤ ′	127		
Operation:	if CARRY b (PC) + 2 + 2			Operat	Operation: if NEGATIVE b (PC) + 2 + 2n				
Status Affected:	None			Status	Affected:	None			
Encoding:	1110	0011 nn	nn nnnn	Encodi	ng:	1110	0111 nn	nn nnnn	
Description: If the C will bran The 2's added t increme instruct PC + 2		nplement num	e PC will have next ess will be	Descrij	otion:	program wi The 2's con added to th incremente instruction,	nplement num e PC. Since th d to fetch the the new addr n. This instruc	hber '2n' is he PC will have next ess will be	
Words:	1			Words	:	1			
Cycles:	1(2)			Cycles	:	1(2)			
Q Cycle Activity	<i>r</i> :			Q Cyc If Jum	ele Activity:				
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC	
No	No	No	No		No	No	No	No	
operation	n operation	operation	operation		operation	operation	operation	operation	
If No Jump:	Q2	00	04	lf No 、	•	Q2	00	04	
Q1 Decode		Q3 Process	Q4 No	Г	Q1 Decode	Read literal	Q3 Process	Q4 No	
Decode	'n'	Data	operation		Decoue	'n'	Data	operation	
If CAF	= ad ction RRY = 0; PC = addre RRY = 1;	BNC Jump dress (HERE S S (Jump) dress (HERE			efore Instruct PC fter Instruction If NEGA PC If NEGA PC	= ad on TIVE = 0; = addre	. 1	)	

BNC	v	Branch if	Not Overflo	w	BNZ	:	Branch if	Not Zei	ю	
Synt	ax:	BNOV n		Synta	ax:	BNZ n	BNZ n			
Оре	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤	127		
Oper	ation:	if OVERFL0 (PC) + 2 + 2			Oper	ation:		if ZERO bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		
Statu	is Affected:	None			Statu	s Affected:	None			
Enco	oding:	1110	0101 nn	nn nnnn	Enco	ding:	1110	0001	nnnn	nnnn
Description:		program wil The 2's con added to the incremented instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	ber '2n' is e PC will have next ess will be	Desc	ription:	If the ZERC will branch. The 2's con added to th incremente instruction, PC + 2 + 2 two-cycle in	mplement e PC. Sin d to fetch the new n. This in	numbe ice the F the nex address struction	r '2n' is PC will have tt will be
Word	ls:	1			Word	ls:	1			
Cycl	es:	1(2)			Cycle	es:	1(2)			
	ycle Activity: Imp:				Q C If Ju	ycle Activity: mp:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Proce Data		Vrite to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operat	ion	No operation
If No	o Jump:				lf No	o Jump:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Proce Data		No operation
<u>Exar</u>	nple:	HERE	BNOV Jump		Exan	nple:	HERE	BNZ .	Jump	
	Before Instruct PC After Instruction If OVERI PC If OVERI PC	= ad on FLOW = 0; = addre	. 1	)		Before Instruct PC After Instruction If ZERO PC If ZERO PC	= ac	-	·	2)

BRA	BRA Unconditional Branch							
Synta	ax:	BRA n						
Oper	ands:	$-1024 \le n \le 1$	023					
Oper	ation:	(PC) + 2 + 2n	$\rightarrow PC$					
Statu	is Affected:	None						
Enco	oding:	1101	0nnn	nnnr	nnnn			
Desc	ription:	Add the 2's or the PC. Since mented to feto new address instruction is a	the PC ch the n will be f	will hav ext insti PC + 2 +	ve incre- ruction, the - 2n. This			
Word	ds:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	0	23	Q4			
	Decode	Read literal 'n'		cess ata	Write to PC			
	No	No	١	١o	No			
	operation	operation	oper	ration	operation			
	Before Instru PC	= ac	BRA ddress	Jump (HERE)				
	After Instructi PC	on = addre	es s	(Jump)				

BSF		Bit Set f						
Synta	ax:	BSF f, b {,a}						
Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$								
Oper	ation:	$1 \rightarrow f < b >$						
Statu	s Affected:	None						
Enco	ding:	1000	bbba	ffff	ffff			
Description:		Bit 'b' in reg If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriente Literal Offs	the Acces the BSR i (default). and the ex led, this i Literal Ot hever f ≤ <b>.2.3 "By</b> ed Instru	ss Bank is s used to ktended ir nstructior ffset Addr 95 (5Fh). te-Orient ctions in	select the astruction a operates essing See ed and Indexed			
Word	s:	1						
Cycle	es:	1						
QC	cle Activity:							
	Q1	Q2	Q3	1	Q4			
	Decode	Read register 'f'	Proce Dat		Write egister 'f'			
Exam	nple:	BSF I	FLAG_RE	G, 7, 1				

Before Instruction		
FLAG_REG	=	0Ah
After Instruction		
FLAG_REG	=	8Ah

© 2004 Microchip Technology Inc.

BTFSC	;			BTF	SS	Bit Test Fil	e, Skip if Se	t	
Syntax:		BTFSC f, b	{,a}		Synta	IX:	BTFSS f, b	{,a}	
Operand	$\begin{array}{llllllllllllllllllllllllllllllllllll$		Opera	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]				
Operatio	on:	skip if (f <b>)</b>	= 0		Opera	ation:	skip if (f <b>)</b>	= 1	
Status A	ffected:	None			Statu	s Affected:	None		
Encodin	g:	1011	bbba ff	ff ffff	Enco	ding:	1010	bbba ffi	f ffff
Encoding: Description:		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		Desc	ription:	instruction is the next instru- current instru- and a NOP is this a two-cy- lf 'a' is '0', the 'a' is '1', the I GPR bank (d If 'a' is '0' and set is enabled in Indexed Li mode whene See Section Bit-Oriented	pister 'f' is '1', t skipped. If bit uction fetched iction executio executed inst cle instruction. Access Bank BSR is used to lefault). d the extended d, this instructi teral Offset Ad ver f $\leq$ 95 (5Fh <b>24.2.3 "Byte-</b> Instructions et Mode" for definition	'b' is '1', then during the n is discarded ead, making is selected. If select the instruction on operates dressing )). <b>Oriented and</b> <b>in Indexed</b>	
Words:		1			Word	s:	1		
Cycles:			cles if skip and 2-word instruc		Cycle	IS:	•	cles if skip and 2-word instruc	
Q Cycle	e Activity:				QC	cle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read	Process	No		Decode	Read	Process	No
lf skip:		register 'f'	Data	operation	lf ski	n.	register 'f'	Data	operation
n onip.	Q1	Q2	Q3	Q4		р. Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
c	operation	operation	operation	operation		operation	operation	operation	operation
lf skip a	and followed	l by 2-word inst	ruction:		lf ski	p and followe	d by 2-word in	struction:	
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
	No	No	No	No		No	No	No	No
c	operation	operation	operation	operation		operation	operation	operation	operation
Example	2:	HERE BI FALSE : TRUE :	FSC FLAG	, 1, 0	Exam	iple:	FALSE	BTFSS FLA	G, 1, 0
Bef	fore Instruct	tion				Before Instruc	ction		
	PC er Instructio If FLAG< PC If FLAG<	= add n 1> = 0; = addres 1> = 1;				PC After Instruction If FLAG PC If FLAG<	= addre on <1> = 0; = addre <1> = 1;	S S (FALS)	
	II FLAG< PC	= 1; = addres	S (FALSE)	1		II FLAG< PC			

BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	$0 \le b < 7$ $a \in [0,1]$		if OVERFLOW bit is '1' (PC) + 2 + 2n $\rightarrow$ PC
Operation:	$(f < b >) \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank (default).GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates 	Description: Words: Cycles: Q Cycle Activity:	If the OVERFLOW bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$ . This instruction is then a two-cycle instruction. 1 1(2)
Words:	1	lf Jump: Q1	Q2 Q3 Q4
Cycles:	1	Decode	Read literal Process Write to PC
Q Cycle Activity:		No	No No No
Q1	Q2 Q3 Q4	operation	operation operation operation
Decode	Read Process Write register 'f' Data register 'f'	If No Jump:	
		Q1	Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literalProcessNo'n'Dataoperation
Before Instruct PORTC After Instructio PORTC	= 0111 0101 <b>[75h]</b> on:	Example: Before Instruct PC After Instructio If OVERI PC If OVERI PC	HERE BOV Jump ction = address (HERE) on FLOW = 1; = addres s (Jump) FLOW = 0;

ΒZ		Branch if	Zero				
Synta	ax:	BZ n					
Oper	ands:	-128 ≤ n ≤ 1	27				
Opera	ation:		if ZERO bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Status Affected:		None					
Encoding:		1110 0000 nr		nnnn	nnnn		
Desc	ription:	If the ZERO bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1					
Cycle	es:	1(2)					
Q Cy If Ju	ycle Activity: mp:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data No		Write to PC		
	No	No					
	operation	operation	operat	ion	operation		
IT INC	o Jump: Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce	SS	No operation		
Exam	nple:	HERE	BZ	Jump			
	Before Instruct PC After Instructio If ZERO PC If ZERO PC	= ad	ss(	IERE) Jump) IERE +	- 2)		

Syntax:	CALL k {,s	3			
Operands:	-	0 ≤ k ≤ 1048575			
Operation:	$(PC) + 4 \rightarrow$ $k \rightarrow PC<20$ if $s = 1$ $(W) \rightarrow WS$ , $(Status) \rightarrow$ $(BSR) \rightarrow BS$	:1>, STATUS	S,		
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>	
Words:	(PC + 4) is stack. If 's' registers ar respective s STATUSS a update occi 20-bit value CALL is a t 2	= 1, the ' e also pu shadow i and BSR urs (defa e 'k' is loa	W, Statu ushed in registers S. If 's' = uult). The aded into	s and BSF to their , WS, = 0, no en, the PC<20:1>	
Cycles:	2				
	£				
Q Cycle Activity:		Q3	,	04	
Q Cycle Activity: Q1	Q2	Qu	)	Q4	
	Q2 Read literal 'k'<7:0>,	PUSH I stac	PC to F k	Read litera 'k'<19:8>, Vrite to PC	
Q1	Read literal	PUSH I	PC to F :k \ v	Read litera 'k'<19:8>,	
Q1 Decode No	Read literal 'k'<7:0>, No operation HERE	PUSH I stac	PC to F :k \ v	Read litera 'k'<19:8>, <u>Vrite to PC</u> No operation	

CLRF	Clear f	CLRWDT	Clear Watchdog Timer			
Syntax:	CLRF f {,a}	Syntax:	CLRWDT			
Operands:	$0 \le f \le 255$	Operands:	None			
	a ∈ [0,1]	Operation:	000h $\rightarrow$ WDT,			
Operation:	$\begin{array}{c} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} \text{000h} \rightarrow \text{WDT postscaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 1 \rightarrow \overline{\text{PD}} \end{array}$			
Status Affected:	Z	Status Affected:	$T \rightarrow PD$ TO, PD			
Encoding:	0110 101a ffff ffff					
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100			
	register. If 'a' is '0', the Access Bank is selected.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the			
	If 'a' is '1', the BSR is used to select the		postscaler of the WDT. Status bits, $\overline{TO}$			
	GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates		and PD, are set.			
			1			
	in Indexed Literal Offset Addressing	Cycles:	1			
	mode whenever f $\leq$ 95 (5Fh). See	Q Cycle Activity:				
	Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed	Q1	Q2 Q3 Q4			
	Literal Offset Mode" for details.	Decode	No Process No			
Words:	1		operation Data operation			
Cycles:	1	Example:	CLRWDT			
Q Cycle Activity:		Before Instruc				
Q1	Q2 Q3 Q4	WDT Co				
Decode	Read Process Write	After Instruction				
	register 'f' Data register 'f'	WDT Co WDT Po				
		TO	= 1			
Example:	CLRF FLAG_REG, 1	PD	= 1			
Before Instruc FLAG RI						
After Instructio						
FLAG_RI	EG = 00h					

COMF	Complement f	CPFSEQ	Compare f with W, skip if f = W		
Syntax:	COMF f {,d {,a}}	Syntax:	CPFSEQ f {,a}		
Dperands: $0 \le f \le 255$		Operands:	$0 \le f \le 255$		
	d ∈ [0,1]		a ∈ [0,1]		
	a ∈ [0,1]	Operation:	(f) - (W),		
Operation:	$(\overline{f}) \rightarrow dest$		skip if $(f) = (W)$		
Status Affected:	N, Z	Status Affected:	(unsigned comparison)		
Encoding:	,		None		
ů – – – – – – – – – – – – – – – – – – –		Encoding:	0110001affffffffCompares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction.If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). SeeSection 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		
Description:       The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.         Words:       1         Cycles:       1		s ected. ct the ction prates ng <b>nd</b>			
Q Cycle Activity:					
Q1	Q2 Q3	Words:	1		
Decode	1 1	to Cycles:	1(2) Note: 3 cycles if skip and followed		
	register 'f' Data dest	ation	by a 2-word instruction.		
		Q Cycle Activity:	-		
Example:	COMF REG, 0, 0	Q1	Q2 Q3 Q4		
Before Instru	ction	Decode	Read Process No		
REG	= 13h		register 'f' Data operation		
After Instruct		lf skip:			
REG W	= 13h = ECh	Q1	Q2 Q3 Q4		
vv	- 2011	No operation	No No No operation operation		
			ed by 2-word instruction:		
		Q1	Q2 Q3 Q4		
		No	No No No		
		operation	operation operation operation		
		No	No No No		
		operation	operation operation operation		
		Example:	HERE CPFSEQ REG, 0 NEQUAL : EQUAL :		
		Before Instru	iction		
		PC Add			
		W	= ?		
		REG After Instruct	= ?		
		After Instruct			
		If REG PC	= W; C = Address (EQUAL)		

If REG

PC =

≠ W;

Address (NEQUAL)

CPF	SGT	Compare	f with W, sk	ip if f > W				
Syntax:		CPFSGT f {,a}						
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255					
Operation:		(f) – (W),						
		skip if (f) > ( (unsigned c						
Statu	s Affected:	None	ompanoonj					
Enco		0110						
	ription:							
		Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Word	ls:	1						
Cycle	es:	1(2)						
		•	cles if skip and 2-word instrue					
QC	ycle Activity:	byu						
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
lf sk				<b>•</b> <i>i</i>				
	Q1 No	Q2 No	Q3 No	Q4 No				
	operation	operation	operation	operation				
lf sk	ip and followed			oporation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
Example:		HERE CPFSGT REG, 0 NGREATER : GREATER :						
	Before Instruct	tion						
PC =			dress (HERE)	)				
	W	=	?					
	After Instructio	'n						
	If REG PC		dress (GREAT	TER)				
	lf REG PC	≤ W; = Ad	dress (NGREA	ATER)				

CPF	SLT	Compare	Compare f with W, skip if f < W					
Synta	ax:	CPFSLT	CPFSLT f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ation:		(f) – (W), skip if (f) < (W) (unsigned comparison)					
Statu	is Affected:	None	None					
Enco	oding:	0110	000a fff		ffff			
Desc	ription:	location 'f' performing If the contection contents of instruction executed in two-cycle in If 'a' is '0',	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the					
Word	ds:	1						
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proces Data		No peration			
lf sk	ip:							
	Q1	Q2	Q3		Q4			
	No	No	No		No			
lfek	operation	operation	operati	on o	operation			
11 51	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operati	on o	peration			
	No operation	No operation	No operati	on o	No peration			
Example: HERE CPFSLT REG, 1 NLESS : LESS :								
	Before Instruc PC = W= After Instructio	Ao ? on	Address (HERE) ?					
	If REG PC If REG PC =	$\geq$ W;	; ess (L ddress (N					

DAW	v	Decimal A	djust W Re	gister	DEC	=	Decreme	nt f	
Synta	ax:	DAW			Syntax	x:	DECF f{,c	l {,a}}	
•	ands: ation:			Opera	inds:	$\begin{array}{l} 0\leq f\leq 255\\ d\in \left[0,1\right] \end{array}$			
opor				•	Operation: Status Affected:		$a \in [0,1]$ (f) - 1 $\rightarrow$ dest C, DC, N, OV, Z		
					coding:       0000       01da       ffff         scription:       Decrement register 'f'. If 'd' is '0' result is stored in W. If 'd' is '1', tresult is stored back in register 'f'				
Statu Enco	s Affected: ding:	C				(default). If 'a' is '0', the Access Bank is selected.			
Description:		DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.				If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See			
Word		1					Bit-Oriente	.2.3 "Byte-Or d Instruction	s in Indexed
Cycles: 1					Literal Offs	set Mode" for	details.		
QC	ycle Activity:			<b>0</b> /	Words	3:	1		
	Q1 Decode	Q2 Read register W	Q3 Process Data	Q4 Write W	Cycles Q Cy	s: cle Activity:	1		
Exam	nple1:	register w	Dulu		_	Q1	Q2	Q3	Q4
		DAW			l	Decode	Read register 'f'	Process Data	Write to destination
	Before Instruc W=	A5h			Exam	nle:	DECF (	CNT, 1, 0	
C = 0 $DC = 0$ After Instruction $W = 05h$ $C = 1$ $DC = 0$		Before Instruction CNT = 01h Z = 0 After Instruction CNT = 00h Z = 1							
Example 2: Before Instruction									
	W C DC After Instructio	= CEh = 0 = 0							
	W C DC	= 34h = 1 = 0							

DECFSZ f $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	f {,d {,a}}				
$d\in~[0,1]$					
d ∈ [0,1] a ∈ [0,1]					
()	(f) – 1 $\rightarrow$ dest, skip if result = 0				
None					
0010	11da	ffff	ffff		
Description: The contents of register 'f' and decremented. If 'd' is '0', the placed in W. If 'd' is '1', the re placed back in register 'f' (de If the result is '0', the next ins which is already fetched, is d and a NOP is executed instead it a two-cycle instruction. If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank (default). If 'a' is '0' and the extended in set is enabled, this instructior in Indexed Literal Offset Addu mode whenever f ≤ 95 (5Fh). Section 24.2.3 "Byte-Orient Bit-Oriented Instructions in					
1					
	1	e ۱	Q4 Vrite to		
register 'f'	Data	-	stination		
Q2	Q3		Q4		
			No peration		
•			Scrution		
Q2	Q3		Q4		
No	No		No		
operation	operatio	on op	peration		
No operation	No operatio	on op	No peration		
HERE	DECFSZ GOTO		', 1, 1 P		
CONTINUE					
= CNT - 1 = 0; Address ≰ 0;	S (CONTI)				
	(f) - 1 → de skip if resul None 0010 The conten decremente placed bac If the result which is alr and a NOP i it a two-cyc If 'a' is '0', t If 'a' is '0', t If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 24 Bit-Oriente Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation Dy 2-word in: Q2 No operation HERE CONTINUE Address ();	(f) - 1 $\rightarrow$ dest, skip if result = 0None001011daThe contents of regist decremented. If 'd' is 'placed back in registe If the result is 'o', the which is already fetch and a NOP is executed it a two-cycle instructi If 'a' is 'o', the Access If 'a' is 'o', the Access If 'a' is 'o', the Access If 'a' is 'o' and the extuset is enabled, this ins in Indexed Literal Offset Mode" 1 1(2) Note: 3 cycles if skip by a 2-word inQ2Q3 Read Read Proces register 'f'Q2Q3 NoQ2Q3 Read proces register 'f'Q2Q3 NoNoNo operation operationQ2Q3 Read Proces register 'f'Q2Q3 Read proces register 'f'Q2Q3 No operationNoNo operationAddress (HERE) Address (CONTINUECONTINUE on Address (CONTINE	(f) - 1 $\rightarrow$ dest, skip if result = 0None001011daffffThe contents of register 'f' are decremented. If 'd' is '0', the re placed back in register 'f' (def If the result is '0', the next inst which is already fetched, is dia and a NOP is executed instead it a two-cycle instruction.If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to a GPR bank (default).If 'a' is '0' and the extended in set is enabled, this instruction in Indexed Literal Offset Addre mode whenever f < 95 (5Fh).		

DCF	DCFSNZ Decrement f, skip if not 0					
Synta	ax:	DCFSNZ	f {,d {,a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f) – 1 $\rightarrow$ de skip if resul				
Statu	is Affected:	None				
Enco	oding:	0100	11da fff	f ffff		
Desc	ription:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and <b>Bit-Oriented Instructions in Indexed</b> Literal Offset Mode" for details.				
Word	ds:	1				
Cycle	es:		cycles if skip a a 2-word instr			
QC	ycle Activity:	·				
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
		register 'f'	Data	destination		
lf sk		00	00	04		
	Q1 No	Q2 No	Q3 No	Q4 No		
	operation	operation	operation	operation		
lf sk	ip and followed	d by 2-word in	struction:			
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
<u>Exan</u>	Before Instruc TEMP After Instructic	ZERO NZERO tion =	?	IP, 1, 0		
After InstructionTEMP=TEMP - 1,If TEMP=0;PC =Address (ZERO)If TEMP $\neq$ 0;PC =Address (NZERO)						

GOTO Unconditional Branch						
Synta	ax:	GOTO k				
Oper	ands:	$0 \le k \le 104$	18575			
Oper	ation:	$k \rightarrow PC < 20$	0:1>			
Statu	s Affected:	None				
	oding: vord (k<7:0>) word(k<19:8>)	1110 1111	1111 k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>	
	Description: GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					
Word	ls:	2	2			
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3	1	Q4	
	Decode	Read literal 'k'<7:0>,	No operat	tion 'l	ead literal c'<19:8>, rite to PC	
	No operation	No operation	No operat		No peration	

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Increment				
Syntax:	INCF f {,d	{,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) + 1 $\rightarrow$ de	est			
Status Affected:	C, DC, N, 0	OV, Z			
Encoding:	0010 10da ffff ff			ffff	
	placed back If 'a' is 'o', th If 'a' is '1', th GPR bank ( If 'a' is '0' an set is enable	he Acces he BSR i (default). nd the ex ed, this i	s Ban s used tende nstruc	nk is d to s ed in stion	selected select th structior
	in Indexed I mode when Section 24 Bit-Oriente	ever f ≤ .2.3 "Byt d Instru	95 (5F t <b>e-Ori</b> ctions	<sup>-</sup> h). \$ ente s in	See ed and Indexed
Words:	mode when Section 24	ever f ≤ .2.3 "Byt d Instru	95 (5F t <b>e-Ori</b> ctions	<sup>-</sup> h). \$ ente s in	See ed and Indexed
Words: Cycles:	mode when Section 24 Bit-Oriente Literal Offs	ever f ≤ .2.3 "Byt d Instru	95 (5F t <b>e-Ori</b> ctions	<sup>-</sup> h). \$ ente s in	See ed and Indexed
	mode when Section 24 Bit-Oriente Literal Offs 1	ever f ≤ .2.3 "Byt d Instru	95 (5F t <b>e-Ori</b> ctions	<sup>-</sup> h). \$ ente s in	See ed and Indexed
Cycles:	mode when Section 24 Bit-Oriente Literal Offs 1	ever f ≤ .2.3 "Byt d Instru	95 (5F t <b>e-Ori</b> <b>ctions</b> ?" for (	<sup>-</sup> h). \$ ente s in	See ed and Indexed
Cycles: Q Cycle Activity:	mode when Section 24. Bit-Oriente Literal Offs 1	ever f ≤ .2.3 "Byt d Instru set Mode	95 (5F te-Ori ctions " for o	Fh). S ente s in deta	See ed and Indexed ils. Q4 Vrite to
Cycles: Q Cycle Activity: Q1	mode when Section 24. Bit-Oriente Literal Offs 1 1 Q2 Read	ever f ≤ 9 .2.3 "Byt d Instru set Mode Q3 Proce	95 (5F te-Ori ctions ?" for o	Fh). S ente s in deta	See ed and Indexec ils. Q4
Cycles: Q Cycle Activity: Q1 Decode	mode when Section 24. Bit-Oriente Literal Offs 1 1 2 2 Read register 'f' INCF	ever f ≤ : .2.3 "Byt d Instru et Mode et Mode Q3 Proce Data	95 (5F te-Ori ctions ?" for o	Fh). S ente s in deta	See ed and Indexed ils. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode <u>Example</u> :	mode when Section 24. Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' INCF tion = FFh = 0 = ? = ?	ever f ≤ : .2.3 "Byt d Instru et Mode et Mode Q3 Proce Data	95 (5F te-Ori ctions ?" for o	Fh). S ente s in deta	See ed and Indexed ils. Q4 Vrite to

increment placed in placed ba If the resu which is a and a NOT	dest, ult = 0 <u>11da</u> ff: ents of register 'f ted. If 'd' is '0', th W. If 'd' is '1', th ck in register 'f' ilt is '0', the nex lready fetched, c is executed ins vcle instruction.	" are he result is le result is (default). t instruction, is discarded
$d \in [0,1]$ $a \in [0,1]$ Operation: (f) + 1 $\rightarrow$ skip if res Status Affected: None Encoding: Description: The content placed in placed ba If the result which is a and a NOB	dest, ult = 0 11da ff: ents of register 'f ted. If 'd' is '0', th W. If 'd' is '1', th ck in register 'f' ilt is '0', the nex lready fetched, e is executed ins vcle instruction.	" are he result is le result is (default). t instruction, is discarded
skip if res Status Affected: None Encoding: 0011 Description: The conte increment placed in placed ba If the resu which is a and a NOE	ult = 0 11da ff: ents of register 'f ted. If 'd' is '0', th W. If 'd' is '1', th ck in register 'f' ilt is '0', the nex lready fetched, c is executed ins vcle instruction.	" are he result is le result is (default). t instruction, is discarded
Encoding: 0011 Description: The content increment placed in placed ba If the resu which is a and a NOR	Ints of register 'f ted. If 'd' is '0', tl W. If 'd' is '1', th ck in register 'f' ilt is '0', the nex lready fetched, is executed ins vcle instruction.	" are he result is le result is (default). t instruction, is discarded
Description: The conte increment placed in placed ba If the resu which is a and a NOR	Ints of register 'f ted. If 'd' is '0', tl W. If 'd' is '1', th ck in register 'f' ilt is '0', the nex lready fetched, is executed ins vcle instruction.	" are he result is le result is (default). t instruction, is discarded
increment placed in placed ba If the resu which is a and a NOT	ted. If 'd' is '0', the W. If 'd' is '1', the ck in register 'f' It is '0', the next Iready fetched, is executed instruction.	he result is le result is (default). t instruction, is discarded
If 'a' is '0', If 'a' is '1', GPR banl If 'a' is '0' set is ena in Indexed mode whe Section 2 Bit-Orien	the Access Bai the BSR is use (default). and the extended bled, this instruct d Literal Offset A enever $f \le 95$ (5) 24.2.3 "Byte-Or ted Instruction fset Mode" for	d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed
Words: 1		actanci
	cycles if skip and a 2-word instrue	
Q1 Q2	Q3	Q4
Decode Read register 'f'	Process Data	Write to destination
If skip:	Data	dootindtion
Q1 Q2	Q3	Q4
No No	No	No
operation operation		operation
If skip and followed by 2-word i	_	04
Q1 Q2	Q3	Q4
No No operation operation	No operation	No operation
No No	No	No
operation operation	operation	operation
Example: HERE NZERO ZERO	INCFSZ CN : :	IT, 1, 0
	SS (HERE)	
After Instruction CNT = CNT + If CNT = 0;		
PC = Addr e lf CNT ≠ 0; PC = Addre		

INFS	SNZ	Incremen	t f, skip if no	ot 0	
Synta	ax:	INFSNZ f	{,d {,a}}		
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Oper	ation:	(f) + 1 $\rightarrow$ de skip if resul			
Statu	s Affected:	None			
Enco	ding:	0100	10da fff	f ffff	
Desc	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
More		Literal Offs	set Mode" for	details.	
Word Cycle		1(2) Note: 3 d	cycles if skip a a 2-word instr		
QC	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read	Process	Write to	
		register 'f'	Data	destination	
lf sk	· .			<b>•</b> (	
	Q1	Q2	Q3	Q4	
	No operation	No operation	No operation	No operation	
lf sk		d by 2-word in:		operation	
	Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
	No	No	No	No	
	operation	operation	operation	operation	
Example: HERE INFSNZ REG, 1, 0 ZERO NZERO				, 1, O	
	Before Instruc	tion			
	PC =		G (HERE)		
	After Instruction				

REG	=	REG + 1	
If REG	≠	0;	
PC =		Address	(NZERO)
If REG	=	0;	
PC =		Address	(ZERO)

IORL	w	Inclusive OR literal with W				
Syntax	K:	IORLW k				
Opera	nds:	$0 \le k \le 25$	5			
Opera	tion:	(W) .OR. $k \rightarrow W$				
Status	Affected:	N, Z				
Encod	ling:	0000	1001	kkk}	۲.	kkkk
Description: The contents of W are ORed with the eight-bit literal 'k'. The result is placed W.						
Words	:	1				
Cycles	8:	1				
Q Cy	cle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Dat		Writ	te to W
<u>Exam</u> p	<u>ole</u> :	IORLW	35h			
Before Instruction						

IORWF	Inclusive	OR W v	vith f		
Syntax:	IORWF f	{,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]			
Operation:	(W) .OR. (f)	(W) .OR. (f) $\rightarrow$ dest			
Status Affected:	N, Z				
Encoding:	0001	00da	ffff	ffff	
Description:	<ul> <li>'0', the result is (default).</li> <li>If 'a' is '0', the second secon</li></ul>	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to estination	
Example:	IORWF RE	ESULT,	0, 1		

ample:	10.	RMF.
Before Instruct	tion	
RESULT	=	13h
W	=	91h
After Instructio	n	
RESULT	=	13h
W	=	93h

= 9Ah After Instruction

W

W BFh =

LFS	R	Load FSI	ર				
Synta	ax:	LFSR f, k	LFSR f, k				
Operands:		$0 \le f \le 2$ $0 \le k \le 409$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$				
Operation:		$k\toFSRf$					
Status Affected:		None					
Encoding:		1110 1111	1110 0000	00ff k <sub>7</sub> kkł	11		
Description:			The 12-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.				
Words:		2	2				
Cycles:		2	2				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k' MSB	Proce Data		Write literal 'k' MSB to FSRfH		
	Decode	Read literal 'k' LSB	Proce Data		Write literal k' to FSRfL		
Example: LFSR 2, 3ABh After Instruction FSR2H = 03h FSR2L = ABh							

MOVF	Move f				
Syntax:	MOVF f {	,d {,a}}			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Operation:	$f \rightarrow dest$				
Status Affected:	N, Z				
Encoding:	0101	00da :	fff	ffff	
Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	V	Vrite W	
Example:	MOVF RI	EG, 0, 0			

Before Instruction		
REG	=	22h
W	=	FFh
After Instruction		
REG	=	22h
W	=	22h

© 2004 Microchip Technology Inc.

MOVFF	Move f to	o f		
Syntax:	MOVFF f	MOVFF f <sub>s</sub> ,f <sub>d</sub>		
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$			
Operation:	$(f_{s}) \rightarrow f_{d}$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff <sub>s</sub> ffff <sub>d</sub>
	moved to a Location o in the 4096 FFFh) and can also b FFFh. Either soun (a useful s MOVFF is transferring peripheral buffer or a The MOVFF PCL, TOS destination	f source " 6-byte dat location e anywhe rce or des pecial situ particular g a data n register (: n I/O port r instructi U, TOSH	f <sub>s</sub> ' can be a a space (( of destinat are from 00 stination ca uation). ly useful for nemory loo such as the ). on cannot	anywhere 000h to cion 'f <sub>d</sub> ' 00h to an be W or cation to a e transmit use the
Words:	2			
Cycles:	2 (3)			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

Syntax:	MOVLW I	< <		
Operands:	$0 \le k \le 255$			
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The eight-l Bank Select of BSR<7:4 regardless	ct Registe 4> always	er (BSR). s remains	The value '0',
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Dat		rite literal ' to BSR
Example:	MOVLB	5		
Before Instruct BSR Reg		2h		

Move literal to low nibble in BSR

After Instruction BSR Register = 05h

MOVLB

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2
Before Instructi	on		

33h	
11h	
33h	
33h	
	11h 33h

MO\	/LW	Move literal to W				
Synta	ax:	MOVLW	MOVLW k			
Oper	ands:	$0 \le k \le 25$	5			
Oper	ation:	$k\toW$				
Statu	s Affected:	None				
Enco	ding:	0000	1110	kkkk	kkkk	
Desc	ription:	The eight-	bit literal '	k' is loa	ded into W.	
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	5	Q4	
	Decode	Read literal 'k'	Proce Dat		Write to W	
			·			
Exan	nple:	MOVLW	5Ah			
	A 44 a.m. 1.m. a.4	-				

MOVWF	Move W	to f		
Syntax:	MOVWF	f {,a}		
Operands:	0 ≤ f ≤ 25 a ∈ [0,1]	5		
Operation:	$(W)\tof$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Location ( 256-byte If 'a' is 'o', If 'a' is '1', GPR ban If 'a' is 'o' set is ena in Indexed mode whe Section 2 Bit-Orien	a from W t f' can be a bank. , the Acces , the BSR i k (default). and the e bled, this i d Literal O enever f ≤ 24.2.3 "By ted Instru	anywhere i as Bank is s used to xtended in nstruction ffset Addro 95 (5Fh). <b>te-Orient</b> o ictions in	in the selected. select the astruction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: MOVWF REG, 0

Before Instruction

W REG After Instruct	= = ion	4Fh FFh
W	=	4Fh
REG	=	4Fh

After Instruction

W = 5Ah

MULWF f {,a}
$0 \le f \le 255$
a ∈ [0,1]
(W) x (f) $\rightarrow$ PRODH:PRODL
None
0000 001a ffff ffff
An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is
possible in this operation. A zero result is possible but not detected.
If 'a' is '0', the Access Bank is
selected. If 'a' is '1', the BSR is used
to select the GPR bank (default). If 'a' is '0' and the extended instruction
set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offse Mode" for details.
1
1
Q2 Q3 Q4
ReadProcessWriteregister 'f'DataregistersPRODH:PRODL

**Before Instruction** 

W= REG PRODH PRODL After Instruction	= = =	C4h B5h ? ?
W= REG PRODH PRODL	= = =	C4h B5h 8Ah 94h

NEGF	Negate f	
Syntax:	NEGF f {,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	
Operation:	$(\overline{f}) + 1 \rightarrow f$	
Status Affected:	N, OV, C, DC, Z	
Encoding:	0110 110a ffff	ffff
Description:	Location 'f' is negated using the complement. The result is plated data memory location 'f'. If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank (default). If 'a' is '0' and the extended in set is enabled, this instruction in Indexed Literal Offset Addit mode whenever $f \le 95$ (5Fh). Section 24.2.3 "Byte-Orient Bit-Oriented Instructions in Literal Offset Mode" for details	aced in the selected. select the nstruction noperates ressing See red and i Indexed
Words:	1	
Cycles:	1	

NOF	<b>)</b>	No Operation						
Synta	ax:	NOP						
Oper	ands:	None						
Oper	ation:	No operation						
Status Affected: None								
Encoding:		0000	0000	000 xxx		0000		
Desc	ription:	No operation.						
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	Q3		Q4		
	Decode No		No	No		No		
		operation	opera	tion	op	peration		

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write	
	register 'f'	Data	register 'f'	

Example: NEGF REG, 1

Before Instruction								
REG	=	0011	1010	[3Ah]				
After Instructi	on							
REG	=	1100	0110	[C6h]				

POP	Рор Тор	of Retur	n Sta	ck
Syntax:	POP			
Operands:	None			
Operation:	$(TOS) \to b$	it bucket		
Status Affected:	None			
Encoding:	0000	0000	0000	0 0110
Description:	then becon was pushe This instruc	s discarde nes the pro d onto the ction is pro properly r	d. The evious returr ovided nanag	e TOS value value that stack. to enable e the return
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	No operation	POP To value		No operation
Example:	POP GOTO	NEW		
Before Instru TOS Stack (1	ction level down)		)31A2  4332	
After Instruct TOS PC	on	-	143321 EW	n

PUS	SH .	Push Top	Push Top of Return Stack					
Synta	ax:	PUSH	PUSH					
Oper	rands:	None						
Oper	ration:	(PC + 2) $\rightarrow$	TOS					
Statu	is Affected:	None						
Enco	oding:	0000	0000	000	0	0101		
Desc	cription:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. T shed d tion al ack by	The prev own on t lows imp modifyir	ious the s blem ng Tr	TOS stack. enting a OS and		
Word	ds:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	(	23		Q4		
	Decode	PUSH PC + 2 onto return stack		No ration	oţ	No peration		
Exar	nple:	PUSH						
	Before Instruc TOS PC	tion	= =	345Ah 0124h				
	After Instructio PC TOS Stack (1	on level down)	= = =	0126h 0126h 345Ah				

RCA	LL	Relative (	Call				
Synta	IX:	RCALL n					
Opera	ands:	-1024 ≤ n ≤	1023				
Opera	ation:	$(PC) + 2 \rightarrow (PC) + 2 + 2$		;			
Status	s Affected:	None					
Enco	ding:	1101	1nnn	nnr	ın	nnnn	
Desci	ription:	Subroutine from the cu		•	• •		•
		address (P	,	•			
		stack. Ther	,				
	number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.						
Word	s:	1					
Cycle	s:	2					
Q Cycle Activity:							
_	Q1	Q2	Q	3		Q4	
	Decode	Read literal 'n'	Proce Dat		Wr	ite to PC	
		PUSH PC to					

No

operation

No

operation

RES	ET	Reset	Reset						
Syntax: RESET									
Oper	ands:	None	None						
Operation: Reset all registers and flags that are affected by a MCLR Reset.									
Status Affected: All									
Encoding: 0000 0000 1111 1111									
Description: This instruction provides a way to execute a MCLR Reset in software									
Word	ls:	1	1						
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3	6	Q4				
	Decode	Start	No		No				
		Reset	opera	tion of	peration				

xample:

•	Instruction	

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RESET

Example: HERE RCALL Jump

stack

No

operation

Before Instruction

No

operation

PC = Address (HERE) After Instruction PC = TOS= Address (Jump) Address (HERE + 2)

© 2004 Microchip Technology Inc.

RET	FIE	Return fro	om Interrupt	t	RET	LW	Return lite	eral to W		
Synta	ax:	RETFIE {	\$}		Synt	ax:	RETLW k			
Oper	ands:	ands: s ∈ [0,1]		Ope	rands:	$0 \le k \le 255$				
Oper	ation:	if s = 1	IEH or PEIE/G	IEL,	Ope	ration:	$k \rightarrow W$ , (TOS) $\rightarrow P$ PCLATU, P	C, CLATH are u	nchanged	
		$(WS) \rightarrow W,$			Statu	us Affected:	None			
		(STATUSS) (BSRS) $\rightarrow$			Enco	oding:	0000	1100 kk	kk kkkk	
		PCLATU, P	CLATH are un	changed.	Desc	cription:	W is loaded	with the eigh	t-bit literal 'k'.	
Statu	is Affected:	GIE/GIEH,	PEIE/GIEL.						baded from the	
Enco	oding:	0000	0000 000	000s			•	tack (the retur Idress latch (F	,	
Desc	ription:	Return from	n interrupt. Sta	ck is popped	1		remains un	`	02,000	
			Stack (TOS) is		Wor	ds:	1			
			errupts are ena er the high or l		Cycl	es:	2			
		-	rupt enable bit		QC	cycle Activity:				
		contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W,				Q1	Q2	Q3	Q4	
						Decode	Read	Process	POP PC	
		Status and BSR. If 's' = 0, no update of				literal 'k'	Data	from stack, Write to W		
		these registers occurs (default).				No	No	No	No	
Word	ls:	1				operation	operation	operation	operation	
Cycle	es:	2								
QC	ycle Activity:				Exar	<u>mple</u> :				
	Q1	Q2	Q3	Q4	n	<b>ATT</b>				
	Decode	No operation	No operation	POP PC from stack		CALL TABLE	; W contai ; offset v			
		operation	operation	Set GIEH or		; W now has				
				GIEL			; table va	alue		
	No	No	No	No	TAB	: LE				
	operation	operation	operation	operation	]	ADDWF PCL	; W = offs	set		
_						RETLW k0	; Begin ta	able		
<u>Exan</u>			1			RETLW k1 :	;			
	After Interrupt PC		= TOS			:				
	W		= WS			RETLW kn	; End of t	able		
	BSR Status		= BSRS = STATL	ISS						
		H, PEIE/GIEL	= 1			Before Instruc W	tion = 07h			
						After Instructio	-			
						W	= value of	kn		

RET	URN	Return from Subroutine					RLCF
Synta	ax:	RETURN {s}					Syntax:
Oper	ands:	s ∈ [0,1]			Operands:		
Oper	ration:	$(TOS) \rightarrow Pri$ if s = 1 $(WS) \rightarrow W$ , (STATUSS) $(BSRS) \rightarrow Pri$	$\rightarrow$ Status,	uncha	nged		Operation:
Statu	is Affected:	None	OLATTAIC	unona	ngeu		Status Affected:
	oding:	0000	0000 0	001	001s	]	Encoding: Description:
		is loaded in 's'= 1, the c registers, W are loaded registers, W	I the top of the top the progra- contents of the top of to	am co ne sha S and respo I BSR	unter. If dow BSRS, nding . If		
Word	ds:	1	,				
Cycle	es:	2					
QC	vcle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No operation	Process Data		POP PC om stack	]	
	No operation	No operation	No operation	0	No peration		Words:
							Cycles:
<u>Exan</u>	nple:	RETURN					Q Cycle Activity: Q1
	After Instruction PC = TC						Decode
							<u>Example</u> : Before Instructi REG

iux.		[, ] [, ] ]		
erands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
eration:	$(f < n >) \rightarrow de$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$	,		
us Affected:	C, N, Z			
oding:	0011	01da f	fff	ffff
cription:	The content one bit to the flag. If 'd' is W. If 'd' is ' in register ' If 'a' is '0', the selected. If select the C If 'a' is '0' a set is enable operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C	he left throu 5 '0', the resu 1', the resu 1' (default). the Access 'a' is '1', the GPR bank ( nd the exte led, this ins Indexed Li 1 mode whe b. See Sect nted and B is in Indexed details.	ugh the sult is pl lt is sto Bank is e BSR i default) inded in itruction iteral Of mever tion 24. Bit-Orie	CARRY laced in red back s used to ). Instruction ffset 2.3 nted
ds:	1			
les:	1			
Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data		Vrite to stination
mple: Before Instruc		REG, (	Ο, Ο	
REG C	= 1110 0 = 0	110		
After Instruction	on = 1110 0	110		

1100 1100

Rotate Left f through Carry

RLCF f {,d {,a}}

W=

= 1

С

RLNCF	Rotate Left f	(No Carry)	RRCF	Rotate Ri	ght f throug	h Carry
Syntax:	RLNCF f {,d	{,a}}	Syntax:	RRCF f {,	d {,a}}	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f < n >) \rightarrow dest < r$ $(f < 7 >) \rightarrow dest < r$		Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$	,	
Status Affected:	N, Z		Status Affected:	C, N, Z		
Encoding: Description:	0100 01d	la ffff ffff register 'f' are rotated	Encoding:	0011	00da ff	ff ffff
	is placed in W. I stored back in r If 'a' is '0', the A If 'a' is '1', the B GPR bank (defa If 'a' is '0' and th set is enabled, t in Indexed Liter mode whenever Section 24.2.3 Bit-Oriented In	ft. If 'd' is '0', the result If 'd' is '1', the result is egister 'f' (default). ccess Bank is selected. SR is used to select the ault). the extended instruction his instruction operates al Offset Addressing r f $\leq$ 95 (5Fh). See <b>"Byte-Oriented and structions in Indexed</b> <b>Mode</b> " for details. register f	Description:	one bit to th flag. If 'd' is If 'd' is '1', t register 'f' ( If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 24 Bit-Oriente	<sup>•</sup> 0 <sup>•</sup> ), the result he result is pli- default). he Access Ba he BSR is use (default). nd the extend ed, this instru Literal Offset <i>i</i> never f ≤ 95 (5 <b>.2.3 "Byte-O</b> r	In the CARRY is placed in W. aced back in nk is selected. ed to select the led instruction ction operates Addressing Fh). See <b>iented and</b> <b>is in Indexed</b>
Words:	1			C	+ registe	er f 🗖
Cycles:	1		Words:	1		
Q Cycle Activity:				1		
Q1	Q2	Q3 Q4	Cycles: Q Cycle Activity:	I		
Decode		rocess Write to Data destination	Q Cycle Activity.	Q2	Q3	Q4
Example:		2EG, 1, 0	Decode	Read register 'f'	Process Data	Write to destination
Before Instruc	tion					
REG	= 1010 1011		Example:	RRCF	REG, 0,	0
After Instructic REG	on = 0101 0111		Before Instru REG C	ction = 1110 ( = 0	0110	
			After Instructi			
			REG W	= 1110 ( = 0111 (		
			C	= 0		

RRNC	F	Rotate F	Right f (No	Carry	)
Syntax:		RRNCF	f {,d {,a}}		
Operan	ds:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operati	on:	(f <n>)  ightarrow (f&lt;0&gt;)  ightarrow</n>	dest <n 1="" –=""> dest&lt;7&gt;</n>	•,	
Status /	Affected:	N, Z			
Encodir	ng:	0100	00da	ffff	ffff
Descrip	ition:	one bit to is placed ba lf 'a' is '0' selected, is '1', ther per the BS lf 'a' is '0' set is ena in Indexed mode whe Section 2 Bit-Orien	nents of regist the right. If i in W. If 'd' is ck in registe , the Access overriding th the bank w SR value (da and the ext bled, this ins d Literal Offs enever f ≤ 9! 44.2.3 "Byte ted Instruc ifset Mode" preg	'd' is '0' s '1', the er 'f' (de s Bank v ne BSR vill be se efault). ended in struction set Addi 5 (5Fh). <b>Orient</b> <b>tions in</b>	the result result is fault). vill be value. If 'a' elected as instruction n operates ressing See red and Indexed
Words:		1			
Cycles:		1			
Q Cyc	lo Activity:				
	le Activity:	02	03		04
	le Activity: Q1 Decode	Q2 Read register 'f'	Q3 Proces Data	-	Q4 Write to estination
	Q1 Decode <u>e 1</u> : efore Instruc REG ter Instructio	Read register 'f' RRNCF tion = 1101 on	Proces Data REG, 1, 0111	d	Write to
Be	Q1 Decode e 1: efore Instruc REG	Read register 'f' RRNCF tion = 1101 on	Proces Data REG, 1,	d	Write to
Be	Q1 Decode e 1: efore Instruc REG ter Instructio REG	Read register 'f' RRNCF tion = 1101 on	Proces           Data           REG, 1,           0111           1011	0	Write to
Be Af <u>Exampl</u>	Q1 Decode e 1: efore Instruc REG ter Instructio REG	Read register 'f' RRNCF tion = 1101 on = 1110 RRNCF	Proces           Data           REG, 1,           0111           1011	0	Write to
Be Af <u>Exampl</u> Be	Q1 Decode e 1: efore Instruc REG ref Instructio REG e 2:	Read register 'f'           RRNCF           tion           =         1101           on           =         1110           RRNCF           tion           =         1110           RRNCF           tion           =         1110           RRNCF           tion           =         ?           =         1101	Proces           Data           REG, 1,           0111           1011	0	Write to

SETF	Set f		
Syntax:	SETF f{,	a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	$FFh\tof$		
Status Affected:	None		
Encoding:	0110	100a ff:	ff ffff
Description:	are set to F If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriente	he Access Bai he BSR is use	hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'
Example: Before Instruct REG	SETF tion = 5A	REG, 1	
After Instructio REG	n = FF	ĥ	

SLEEP	Enter Sleep mode	SUBFWB	Subtract	f from W w	ith borrow
Syntax:	SLEEP	Syntax:	SUBFWB	f {,d {,a}}	
Operands:	None	Operands:	0 ≤ f ≤ 255	5	
Operation:	$00h \rightarrow WDT$ ,		d ∈ [0,1]		
	$0 \rightarrow \underline{WDT}$ postscaler,	Operation	$a \in [0,1]$	$(\overline{C}) \rightarrow dest$	
	$\begin{array}{c} 1 \to \underline{TO}, \\ 0 \to \overline{PD} \end{array}$	Operation:			
Status Affected:	TO, PD	Status Affected:	N, OV, C,		
Encoding:	0000 0000 0000 0011	Encoding:	0101	01da ff:	
Description:	The Power-down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.	Description:	(borrow) fr method). It in W. If 'd' register 'f' If 'a' is '0', selected. I	the Access Ba f 'a' is '1', the	nplement esult is stored ilt is stored in ank is BSR is used
Words:	1			ne GPR bank ( and the extend	
Cycles:	1			oled, this instru	
Q Cycle Activity:			•	n Indexed Lite	
Q1	Q2 Q3 Q4			g mode whene n). See <b>Sectio</b>	
Decode	No Process Go to		"Byte-Orie	ented and Bit-	Oriented
	operation Data Sleep		Instruction Mode" for	ns in Indexed	Literal Offset
Example:	SLEEP	Words:	1	uetalis.	
Before Instruc		Cycles:	1		
<u>TO</u> =	?	Q Cycle Activity:	I		
PD =	?	Q Cycle Activity. Q1	Q2	Q3	Q4
After Instruction	1 †	Decode	Read	Process	Write to
PD =	0		register 'f'	Data	destination
† If WDT causes	wake-up, this bit is cleared.	Example 1: Before Instruct W C After Instruction REG W= C= Z= N Example 2: Before Instruct REG W C After Instruction REG W C	= 3 = 2 = 1 on = FF 2 0 0 = 1 ; re SUBFWB tion = 2 = 5 = 1	REG, 1, 0 sult is negativo REG, 0, 0	e
		Z N <u>Example 3</u> : Before Instruc REG W C After Instructio REG W C Z N	SUBFWB tion = 1 = 2 = 0 on = 0 = 2 = 1	sult is positive REG, 1, 0	

SUBLW	Subtract	W from li	iteral	
Syntax:	SUBLW A	(		
Operands:	0 ≤ k ≤ 255	5		
Operation:	$k-(W) \rightarrow$	W		
Status Affected:	N, OV, C,	DC, Z		
Encoding:	0000	1000 }	kkkk	kkkk
Description		acted from t he result is		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Process Data	W	rite to W
Example 1:	SUBLW (	)2h		
Before Instruc W C= After Instructio W C Z= N=	= 01h ? on = 01h	esult is posit	tive	
Example 2:	SUBLW (	)2h		
Before Instruc W C= After Instructio W C Z= N=	= 02h ? on = 00h	esult is zero		
Example 3:	SUBLW (	)2h		
Before Instruc W C After Instructio W C Z N	= 03h = ? on = FFh ; (2	2's complen esult is nega		

SUBWF	Subtract	W from f	
Syntax:	SUBWF	f {,d {,a}}	
Operands:	0 ≤ f ≤ 255		
	d ∈ [0,1]		
Operation	$a \in [0,1]$	deet	
Operation:	(f) – (W) –		
Status Affected:	N, OV, C, I		f ffff
Encoding: Description:		11da fff / from register	
	compleme result is str result is str (default). If 'a' is '0', selected. It to select th If 'a' is '0' a set is enab operates in Addressing $f \le 95$ (5Fh " <b>Byte-Orie</b>	nt method). If i pred in W. If id pred back in re- the Access Ba f 'a' is '1', the I and the extended bled, this instruct in Indexed Liter g mode whene bl). See Section ented and Bit- ns in Indexed	d' is '0', the l' is '1', the egister 'f' ank is BSR is used default). ed instruction action ral Offset ver n 24.2.3 Oriented
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example 1:	SUBWF	REG, 1, 0	
Before Instruct REG W C			
After Instructio	n		
REG W	= 1 = 2		
CZ		sult is positive	;
Ň	= 0		
Example 2:	SUBWF	REG, 0, 0	
Before Instruct REG W C	tion = 2 = 2 = ?		
After Instructio			
REG W	= 2 = 0		
С	= 1 ; e	esult is rero	Z
Z N	= 1 = 0		
Example 3:	SUBWF	REG, 1, 0	
Before Instruct			
REG	= 1		
REG W C			
W C After Instructio	= 1 = 2 = ?	's complement	•)
W C After Instructio REG W	= 1 = 2 = ? n = FFh ;(2 = 2	's complement	,
W C After Instructio REG	= 1 = 2 = ? n = FFh ;(2 = 2	's complement esult is negativ	,

SUBWFB	Su	btract \	N from f wit	h Borrow
Syntax:	SU	BWFB	f {,d {,a}}	
Operands:	0 ≤	f ≤ 255		
		[0,1] [0,1]		
Operation:			$\overline{C}) \rightarrow dest$	
Status Affected:	• • •	OV, C, D	•	
Encoding:		101	10da ff	ff ffff
Description: Words:	Sub (bo stor stor If 'a GP If 'a set in If mo <b>Sec</b> <b>Bit</b>	trrow) fro nt metho red in W red back i' is '0', th i' is '1', th R bank ( i' is '0' an is enable ndexed I de when ction 24. -Oriente	and the CARI m register 'f' ( )d). If 'd' is '0', . If 'd' is '1', th in register 'f' ne Access Bar ne BSR is use (default). nd the extended	RY flag 2's comple- the result is e result is (default). nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed
Cycles:	1			
Q Cycle Activity:	•			
Q1		Q2	Q3	Q4
Decode	F	Read	Process	Write to
	reg	ister 'f'	Data	destination
Example 1:	S	UBWFB	REG, 1, 0	
Before Instruc		106	(0001 10	01)
REG W C	= = =	19h 0Dh 1	(0001 10 (0000 11	01) 01)
After Instructic REG W C Z	on = = = =	0Ch 0Dh 1 0		01)
N	=	0	; result is p	ositive
Example 2:		UBWFB	REG, 0, 0	
Before Instruc REG W C	= = =	1Bh 1Ah 0		11) 10)
After Instructio REG W C	on = = =	1Bh 00h 1	(0001 10	11)
Z N=	=	1 0	; result is z	ero
Example 3:		UBWFB	REG, 1, 0	
Before Instruc REG W= C=	tion =	03h 0Eh 1		11) 01)
After Instructio REG	on =	F5h	(1111 01 ; <b>[2's comp</b>	]
W= C=		0Eh 0	(0000 11	01)
Z= N	=	0 1	; result is n	egative

SWAPF	Swap f			
Syntax:	SWAPF f	{,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$		-	
Status Affected:	None			
Encoding:	0011	10da	ffff	ffff
Description:	The upper a f' are exch- is placed in placed in re If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 24 Bit-Oriente Literal Offs	anged. If w. If 'd' egister 'f' he Access he BSR is (default). and the ex led, this in Literal Of hever $f \leq 9$ <b>.2.3 "Byt</b> ed Instruct	'd' is '0', t is '1', the (default). as Bank is s used to ttended in instruction fset Addre 95 (5Fh). te-Oriente ctions in	he result result is selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Vrite to stination
Example:	SWAPF F	REG, 1,	0	
Before Instruc REG After Instructi REG	= 53h			

TBL	RD	Table Rea	d			
Synta	ax:	TBLRD ( *; *	*+; *-;	+*)		
Oper	ands:	None				
Oper		if TBLRD *, (Prog Mem TBLPTR – N if TBLRD *+ (Prog Mem (TBLPTR) + if TBLRD *-, (Prog Mem (TBLPTR) – if TBLRD +* (TBLPTR) + (Prog Mem	No Ch (TBLF $1 \rightarrow$ (TBLP $1 \rightarrow$ $1 \rightarrow$	ange PTR) TBLI PTR) TBLI	) → TAE PTR; ) → TAE PTR; PTR;	BLAT; BLAT;
Statu	s Affected:	None				
Enco	ding:	0000	000	00	0000	0 10nn nn=0 * =1 *+ =2 *- =3 +*
		program me Pointer (TBI The TBLPTI each byte in has a 2-Mby TBLPT TBLPT	mory, _PTR) R (a 2 the p rte add R[0] =	a po is u 1-bit rogra dres 0: 1:	pointer ca sed. pointer am mem s range. Least S of Prog Word Most S of Prog Word	) points to hory. TBLPTR Significant Byte ram Memory ignificant Byte ram Memory
		The TBLRD of TBLPTR • no chang • post-incre • post-decr • pre-incre	as foll e ement emen	ows		dify the value
Word	ls:	1				
Cycle		2				
	ycle Activity	:				
	Q1	Q2			Q3	Q4
	Decode	No			No	No
	No operation	operatio No opera (Read Pro Memor	tion gram		eration No eration	operation No operation (Write TABLAT)

#### TBLRD Table Read (Continued)

Example1:	TBLRD *+	;	
Before Instructi	on		
TABLAT		=	55h
	(00A356h)	=	00A356h 34h
After Instruction	,	-	3411
TABLAT		=	34h
TBLPTR		=	00A357h
Example2:	TBLRD +*	;	
Before Instructi	on		
TABLAT		=	AAh
TBLPTR		=	01A357h
	(01A357h)	=	12h
MEMORY	(01A358h)	=	34h
MEMORY After Instructior	```	=	34h
	```	=	34h 34h

TBLWT T	able Wi			
Syntax:	TBLWT (*	*;	)	
Operands:	None			
Operation:	if TBLWT* (TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT*	→ Holding - No Chan +, → Holding + 1 → TE	ge; g Register	
	(TABLAT) (TBLPTR) if TBLWT+ (TBLPTR) (TABLAT)	$\rightarrow$ Holding - 1 $\rightarrow$ TB -*, + 1 $\rightarrow$ TB	BLPTR; BLPTR;	
Status Affected:	None			
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*
Description:	to. The ho program the Memory (F	o determir registers t Iding regis	ne which o he TABLA sters are u ts of Progr	of the T is written used to
	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le E Least S Byte of Memor Syte of Memor ion can m	r additional memory.) ) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word
Worde	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-de • pre-incr	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le E Least S Byte of Memor Syte of Memor ion can m	r additional memory.) ) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word
	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le E Least S Byte of Memor Syte of Memor ion can m	r additional memory.) ) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word
Words: Cycles: Q Cycle Activity:	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-de • pre-incr	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le E Least S Byte of Memor Syte of Memor ion can m	r additional memory.) ) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word
Cycles:	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le E Least S Byte of Memor Syte of Memor ion can m	r additional memory.) ) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word
	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2	ogram Me programm TR (a 21-1 in the pro has a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement rement	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le : Least S Byte of Memor ion can m 5 follows:	r additional memory.) ) points to nory. ess range. ts which ocation to Significant i Program y Word ignificant i Program y Word odify the
Cycles:	details on The TBLP each byte TBLPTR H The LSb of byte of the access. TBLF TBLF TBLF Value of T • no char • post-inc • post-de • pre-incr 1 2	ogram Me       programm       TR (a 21-1)       in the pro-       in the pro-       program       PTR[0] = 0       PTR[0] = 1       T instruct       BLPTR as       nge       crement       crement       ement       Q2	emory" fo ning Flash bit pointer gram men Byte addre PTR selec memory le : Least S Byte of Memor : Most S Byte of Memor ion can m follows:	r additional memory.) ) points to nory. ess range. ts which ocation to Significant i Program y Word odify ithe odify the Q4

#### TBLWT Table Write (Continued)

		-		=
Example1:	TBLWT	*+;		
Before Instru	uction			
TABLA TBLPT HOLDI		STER	=	55h 00A356h
(00A3			=	FFh
After Instruc	tions (tabl	e write	comp	letion)
TABLA	-		=	55h
TBLPT	R NG REGIS	STER	=	00A357h
(00A3			=	55h
Example 2:	TBLWT	+*;		
Before Instru	uction			
TABLA TBLPT HOLDU		STER	= =	34h 01389Ah
(0138			=	FFh
(0138			=	FFh
After Instruc	tion (table	write c	omple	etion)
TABLA	-		=	34h
TBLPT	R NG REGIS	STER	=	01389Bh
(0138			=	FFh
(0138			=	34h

W

= 1Ah

	FSZ	Test f, ski	ip if 0	
Synta	ax:	TSTFSZ f {	,a}	
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Oper	ation:	skip if f = 0		
Statu	s Affected:	None		
Enco	ding:	0110	011a fff	f ffff
Desc	ription:	during the c is discarded making this If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 24 Bit-Oriente	e next instruction current instruction d and a NOP is a two-cycle in the Access Bar the BSR is used (default). Ind the extended (default). Ind the extended (default). Ind the extended (default). In	ion execution executed, struction. It is selected. It to select the ed instruction ition operates ddressing Fh). See ented and s in Indexed
Word	ls:	1		
Cycle	es:		/cles if skip and a 2-word instru	
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
الم ال		register 'f'	Data	operation
lf sk		02	02	04
	Q1 No	Q2	Q3 No	Q4 No
	operation	No operation	operation	operation
lf sk	ip and followed			
	Q1			
		Q2	Q3	Q4
	No	Q2 No	Q3 No	Q4 No
	operation			
	operation No	No operation No	No operation No	No operation No
	operation	No operation	No operation	No operation
Exam	operation No operation	No operation No operation HERE NZERO	No operation No	No operation No operation
<u>Exam</u>	operation No operation nple: Before Instruc:	No operation No operation HERE NZERO ZERO tion	No operation No operation ISTFSZ CNT :	No operation No operation
	operation No operation nple: Before Instruct PC =	No operation No operation HERE NZERO ZERO ZERO tion	No operation No operation TSTFSZ CNT	No operation No operation
	operation No operation nple: Before Instruc:	No operation No operation HERE NZERO ZERO ZERO tion Ad	No operation No operation ISTFSZ CNT : : : :	No operation No operation
	operation No operation nple: Before Instruct PC = After Instructio	No operation No operation HERE NZERO ZERO ZERO tion Adon = 00	No operation No operation FSTFSZ CNT : : : ldress (HERE) h, ldress (ZERO)	No operation No operation

XORLW	Exclusiv	e OR lit	eral witl	h W
Syntax:	XORLW	k		
Operands:	$0 \le k \le 25$	5		
Operation:	(W) .XOR	$k \to W$		
Status Affected:	N, Z			
Encoding:	0000	1010	kkkk	kkkk
Description:	The conte the 8-bit lit in W.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Data		rite to W
Example:	XORLW	0AFh		
Before Instruc	tion			
W	= B5h			
After Instruction	on			

XORWF Exclusive OR W with	h f
---------------------------	-----

Xeixiii				
Syntax:	XORWF	f {,d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	(W) .XOR.	(f) $\rightarrow$ dest	t	
Status Affected:	N, Z			
Encoding:	0001	10da	ffff	ffff
Description:	Exclusive C register 'f'. in W. If 'd' ii in the regis If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriento Literal Official	If 'd' is '0', s '1', the re- ster 'f' (defi- the Access the BSR is (default). and the ex- led, this in Literal Off never $f \leq 9$ <b>I.2.3 "Byte</b> ed Instruct	the resu esult is st ault). s Bank is s used to tended in astruction iset Addr 55 (5Fh). e-Orient ctions in	It is stored ored back selected. select the astruction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce: Data		Write to estination
Example:	XORWF	REG, 1,	0	
Before Instruc REG W After Instructio	= AFh = B5h on			
REG W	= 1Ah = B5h			

### 24.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction s et, PIC 18F2420/2520/4420/4520 de vices also provide an optional extension to the c ore C PU functionality. The add ed features in clude ei ght add itional instructions that augment indirect and indexed addressing ope rations and the im plementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit.

The in structions in the ext ended s et can all be classified as literal operations, which either manipulate the F ile Sel ect R egisters, or use them for indexed addressing. T wo of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for u sing F SR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or th at us es a sof tware stack) written in high-level la nguages, particularly C . Am ong oth er things, th ey allow users w orking i n high-level languages to perform ce rtain ope rations on da ta structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software stack pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 24-3. Detailed descriptions are provided in **Section 24.2.2 "Extended Instruction Set"**. T he o pcode field d escriptions in T able 24-1 (page 268) ap ply to b oth the standard and extended PIC18 instruction sets.

Note: The in struction se t ex tension an d th e Indexed Literal Of fset Addre ssing mode were designed for optimizing applications written in C; the user may likely never use these ins tructions directly in assembler. The s yntax for these commands is p rovided as a reference for users who may be reviewing co de that has be enge nerated by a compiler.

### 24.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions us e ind exed arg uments, using one of the File Select Registers and some offset to specify a source or destination register. When an arg ument for an instruction serves a s p art of indexed addressing, it is enclosed in s quare brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM<sup>™</sup> Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are als o us ed to indicate ind ex arguments in byt eoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the p ast, sq uare brackets h ave been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and goi ng forw ard, o ptional arguments are denoted by braces ("{ }").

Mnemo	onic,	Description	Cycles	16-E	Bit Instru	uction V	Vord	Status
Opera	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z <sub>d</sub> (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

### TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 24.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Lite	eral to F	SR			
Synta	ax:	ADDFSR	f, k				
Oper	ands:	0 = 11 = 00	$0 \le k \le 63$ f $\in$ [ 0, 1, 2 ]				
Oper	ation:	FSR(f) +	$FSR(f) + k \rightarrow FSR(f)$				
Statu	s Affected:	None					
Enco	ding:	1110	1000	ffk	k	kkkk	
Desc	ription:	The 6-bit contents of					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k'	Proce Data		V	Vrite to FSR	

Example: ADDFSR 2, 23h

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADDULNK	Add Literal to FSR2 and Return
Syntax:	ADDULNK k
Operands:	$0 \le k \le 63$
Operation:	$FSR2 + k \rightarrow FSR2$ ,
	$(TOS) \rightarrow PC$
Status Affected:	None
Encoding:	1110 1000 11kk kkkk
Description:	contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.
Words:	1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	0422h
PC	=	(TOS)

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

Syntax:	CALLW						
Operands:		None					
Operation:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$						
Status Affected:	None						
Encoding:	0000	0000 000	01 0100				
Description	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.						
Words:	1						
Cycles:	2						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read	PUSH PC to	No				
No	WREG No	stack No	operation				
operation	operation	operation	No operation				
Example: Before Instruc PC PCLATH PCLATU W After Instructic PC TOS	tion = address = 10h = 00h = 06h m = 001006ł	. ,					

MOV	SF	Move Ind	Move Indexed to f			
Synta	x:	MOVSF [z	s], f <sub>d</sub>			
Operands:		$0 \le z_s \le 12$ $0 \le f_d \le 409$				
Opera	ation:	((FSR2) + 2	$(z_s) \rightarrow f_d$			
Status	s Affected:	None				
	ding: ord (source) vord (destin.)	1110 1111	1011 ffff	0zzz ffff	zzzz <sub>s</sub> ffff <sub>d</sub>	
Description: The contents of the source regists moved to destination register 'f <sub>d</sub> ' actual address of the source regist determined by adding the 7-bit lit offset ' $z_s$ ' in the first word to the v FSR2. The address of the destin register is specified by the 12-bit 'f <sub>d</sub> ' in the second word. Both add can be anywhere in the 4096-byt space (000h to FFFh). The MOVSF instruction cannot us PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address por an indirect addressing register, th			f <sub>d</sub> '. The egister is t literal e value of titination bit literal ddresses byte data use the as the			
Words	ç.	value returi 2	ieu wili be	0011.		
Cycle		2				
	cle Activity:	_				
/	Q1	Q2	Q3		Q4	
	Decode	Determine source addr	Determir source ac		Read urce reg	
	Decode	No operation No dummy read	No operatio	n re	Write gister 'f' (dest)	
Evam	nle:	MOVEE	[05b] DI	FC2		
	<u>ple</u> : Before Instruc FSR2 Contents of 85h REG2 After Instructic FSR2 Contents of 85h REG2	tion = 80 = 33 = 11	h h h	EG2		

MOVSS	Move Indexed to Indexed					
Syntax:	MOVSS	MOVSS [z <sub>s</sub> ], [z <sub>d</sub> ]				
Operands:	0	$0 \le z_s \le 127$ $0 \le z_d \le 127$				
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z <sub>d</sub>	)		
Status Affected:	None					
Encoding: 1st word (source) 2nd word (dest.)	1110 1011 1zzz zzzz <sub>s</sub> 1111 xxxx xzzz zzzz <sub>d</sub>					
Description	moved to f addresses registers a 7-bit literal respective registers of the 4096-b (000h to F The MOVS: PCL, TOS destination If the resul an indirect value retur resultant d an indirect instruction	S				
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		

	Q1	QZ	Q3	Q4
	Decode	Determine	Determine	Read
		source addr	source addr	source reg
	Decode	Determine dest addr	Determine dest addr	Write to dest reg
ļ		uest auur	uest auui	to dest leg

Example:	MOVSS	[05h],	[06h]
Before Instructio FSR2	on =	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	Store Liter	al at FSR	2, Decr	ement FSR
Syntax:	PUSHL k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (FSR2)$ FSR2 – 1 –	·		
Status Affected:	None			
Encoding:	1111	1010	kkkk	kkkk
	is decremer	nted by 1 a tion allows	after the of the	FSR2. FSR2 operation. o push values
Words:	1			
Cycles:	1			
Q Cycle Activity	y:			
Q1	Q2		Q3	Q4
- 12				
Decode	e Read 'l		ocess lata	Write to destination
	e Read 'i			Write to destination
	PUSHL	d		
Decode Example: Before Inst FSR2	PUSHL	d		destination

er Instruction		
FSR2H:FSR2L	=	01EBh
Memory (01ECh)	=	08h

SUE	SUBFSR Subtract Literal from FSR						
Synta	ax:	SUBFSR	f, k				
Oper	ands:	$0 \le k \le 63$					
		f ∈ [ 0, 1,	f ∈ [ 0, 1, 2 ]				
Oper	ation:	FSR(f) – ł	$c \to FSRf$				
Statu	s Affected:	None					
Enco	ding:	1110	1110 1001 ffkk kkkk				
Desc	ription:	The 6-bit the conter			acted from becified by		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	ess	Write to		
		register 'f'	Data	а	destination		

Example:	SUBFSR	2,	23h
----------	--------	----	-----

Before Instru	iction	
FSR2	=	03FFh

=	USEEN
on	
=	03DCh
	on

Syntax:	SUBULNK	k			
Operands:	$0 \le k \le 63$				
Operation:	FSR2 – k -	→ FSR2			
	$(TOS) \rightarrow P$	$(TOS) \rightarrow PC$			
Status Affected:	None				
Encoding:	1110	1001	11kk	kkkk	
contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.					
Words:	1				
Cycles: Q Cycle Activit	2				
	y. Q2		Q3	Q4	
Q1		d Pr	ocess	Write to	
Q1 Decode	e Rea registe	r'f' l	Data	destination	
		r'f' l	Data No	destination No	

Example: SUBULNK 23h

Before Instruction						
FSR2	=	03FFh				
PC	=	0100h				
After Instruction						
FSR2	=	03DCh				
PC	=	(TOS)				

#### 24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC 18 instruction se	t			
	extension may cause legacy applications	5			
	to behave erratically or fail entirely.				

In addition to eight new commands in the extended set, enabling th e ex tended in struction set al so e nables Indexed Literal Offset Addressing mode (**Section 5.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a' = 0), or in a GPR bank designated by the BSR (a' = 1). When the extended instruction set is enabled and a' = 0, however, a file regi ster argument of 5F h or les s is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argu ment – that is , all byt e-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – m ay behave differently w hen the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. Thi s m ay be us eful in creating bac kward compatible code. If this te chnique is used, it may be necessary to save the value of FSR2 and res tore it when moving back and forth between C and assembly routines in order to preserve the stack pointer. Users must also keep in mind the syntax requirements of the extended i nstruction s et (see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can b e v ery useful for dy namic s tack and po inter manipulation, it can also be very annoying if a simple arithmetic ope ration i s c arried out o n th e w rong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented i nstructions in the I ndexed Li teral O ffset Addressing mode are provided on the following page to show how execution is affected. The operand conditions s hown in t he e xamples are app licable t o al I instructions of these types.

### 24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. O mitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the lat est ve rsions of t he M PASM a ssembler, language support for the extended instruction set must be ex plicitly in voked. Th is i s d one w ith eith er th e command line option,  $/_{Y}$ , or the PE directive in the source listing.

#### 24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a s oftware stack may not benefit from using the extensions to the instruction set.

Additionally, th e In dexed Li teral O ffset Addr essing mode may c reate i ssues w ith le gacy applications written to th e PIC 18 as sembler. Thi s i s b ecause instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are int erpreted as li teral of fsets to FSR2 when the ins truction s et ex tension is ena bled, th e application may read or w rite to the w rong dat a addresses.

When porting an application to the PIC18F2420/2520/ 4420/4520, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when us ing th e in struction set extensions. Leg acy applications that heavily use the Access Bank will most likely not be nefit from using the extended instruction set.

ADDWF	ADD W to Indexed (Indexed Literal Offset mode)					
Syntax:	ADDWF	[k] {,d}				
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in \ [0,1] \end{array}$					
Operation:	(W) + ((FSR2) + k) $\rightarrow$ dest					
Status Affected:	N, OV, C, DC, Z					
Encoding:	0010	01d0 kkkk		kkkk		
Description:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read 'k'	Proce Data		Write to estination		
Example:	ADDWF	[OFST] ,	0			
Before Instruct	ion					
W OFST FSR2 Contents of 0A2Ch After Instruction	= = = 1	17h 2Ch 0A00h 20h				
W Contents of 0A2Ch	=	37h 20h				

BSF		Bit Set Indexed (Indexed Literal Offset mode)				
Syntax:	BSF [k], b	)				
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow ((FSR$	$1 \rightarrow ((FSR2) + k) < b >$				
Status Affected:	None	None				
Encoding:	1000	bbb0	kkkk	kkkk		
Description:		Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	ode Read Proce register 'f' Data			Vrite to stination		
Example: BSF [FLAG_OFST], 7						
Before Instruct FLAG_OF FSR2 Contents of 0A0Ah After Instructio	=ST = =	0Ah 0A00h 55h	1			
Contents of 0A0Ah	=	D5h				

SETF		Set Indexed (Indexed Literal Offset mode)					
Syntax:	SETF [k]						
Operands:	$0 \leq k \leq 95$	$0 \le k \le 95$					
Operation:	FFh  ightarrow ((FS))	$FFh \rightarrow ((FSR2) + k)$					
Status Affected:	None	None					
Encoding:	0110	1000	kkkk		kkkk		
Description:		The contents of the register indicated by FSR2, offset by 'k', are set to FFh.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read 'k'	Proce			Write egister		
Example: SETF [OFST]							
Before Instruc	tion						
OFST FSR2 Contents	•••	Ch 100h					
of 0A2CH After Instruction	n = 00 on	h					
Contents of 0A2Cl		ħ					

### 24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F2420/2520/4420/4520 fam ily of devices. This inc ludes the MP LAB C1 8 C compiler, MPASM assembly language and M PLAB I ntegrated Development Environment (IDE).

When se lecting a t arget d evice for r s oftware development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XIN ST c onfiguration bit is '0', di sabling the extended i nstruction s et a nd Ind exed L iteral Offset Addressing mode. For proper execution of applications developed to take adv antage of the extended instruction se t, X INST m ust be se t du ring programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These op tions v ary be tween dif ferent c ompilers, assemblers and development environments. Users are encouraged to review the documentation accompanying t heir de velopment s ystems for the ap propriate information.

### 25.0 DEVELOPMENT SUPPORT

The  $\text{PICmicro}^{\$}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
  - MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - -P RO MATE® II Universal Device Programmer
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - -K EELOQ® Evaluation and Programming Tools
  - PICDEM MSC
  - -m icroID<sup>®</sup> Developer Kits
  - -C AN
  - PowerSmart® Developer Kits
  - -A nalog

### 25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller m arket. Th e MPL AB IDE is a Wi ndows<sup>®</sup> based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - mixed assembly and C
  - machine code

MPLAB IDE s upports multiple d ebugging to ols i n a single development paradigm, from the cost effective simulators, t hrough low-cost i n-circuit de buggers, to full-featured emu lators. This el iminates the learning curve when upgrading to tools with increasing flexibility and power.

### 25.2 MPASM Assembler

The M PASM a ssembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM as sembler gen erates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated ma chine co de a nd C OFF fil es f or debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 25.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are c omplete AN SI C compilers for Microchip's PIC1 7CXXX and PIC1 8CXXX fa mily of microcontrollers. Thes e c ompilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK o bject linker c ombines re locatable objects c reated by the MP ASM as sembler a nd th e MPLAB C17 and MPLAB C18 C compilers. It can link relocatable o bjects from precompiled libraries, u sing directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the ap plication. This all ows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 25.5 MPLAB C30 C Compiler

The MPLAB C 30 C compiler is a full-featured, AN SI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F as sembly language source. The compiler al so s upports many command line options and language ex tensions to t ake ful I advantage of the dsPIC30F device hardware capabilities a nd afford f ine c ontrol o f t he compiler code generator.

MPLAB C 30 is dis tributed with a complete AN SI C standard li brary. All lib rary functions have be en validated and conform to the ANSI C library standard. The library i ncludes functions for st ring ma nipulation, dynamic m emory al location, da ta c onversion, time-keeping and math functions (trigonometric, exponential and hy perbolic). The c ompiler provides symbolic information for h igh-level so urce d ebugging with the MPLAB IDE.

# 25.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM3 0 as sembler pro duces relocatable machine c ode f rom s ymbolic a ssembly I anguage f or dsPIC30F dev ices. MPLAB C 30 co mpiler uses the assembler to prod uce it's object file. The assembler generates rel ocatable object files that c an th en b e archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 25.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro se ries mi crocontrollers on a n instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Ex ecute U ntil Break or Trace mode.

The M PLAB SI M s imulator fully s upports s ymbolic debugging u sing th e M PLAB C 17 and MPLAB C18 C Compilers, as well as the M PASM as sembler. The software simulator offers the flexibility to develop and debug c ode ou tside of the lab oratory en vironment, making it a n e xcellent, ec onomical s oftware development tool.

#### 25.8 MPLAB SIM30 Software Simulator

The MPLAB S IM30 so ftware si mulator a llows co de development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MP LAB S IM30 simulator fully supports symbolic debugging us ing the MPL AB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, an alyze an d op timize ti me int ensive D SP routines.

#### 25.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a c omplete m icrocontroller de sign t ool set for PICmicro m icrocontrollers. Softw are co ntrol of th e MPLAB ICE 2000 in-circuit em ulator is advanced by the MPLAB In tegrated D evelopment En vironment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different pr ocessors. The u niversal ar chitecture of t he MPLAB IC E i n-circuit emu lator al lows ex pansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been de signed as a real-time emulation system with advanced features t hat are ty pically found on more expensive d evelopment tools. The PC p latform an d Microsoft<sup>®</sup> W indows 32-b it operating s ystem w ere chosen to bes t m ake thes e fe atures a vailable in a simple, unified application.

### 25.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in -circuit emulator is pro vided by th e MPLAB Inte grated D evelopment Env ironment, which allows ed iting, bu ilding, do wnloading an d so urce debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of M PLAB ICE 2000, but with increased emulation memory and high-speed performance for d sPIC30F a nd PIC18X XXX de vices. It s advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB IC E 4000 in-circuit emulator system has been de signed as a real-time emulation system with advanced features t hat are ty pically found on more expensive d evelopment tools. The PC p latform an d Microsoft Windows 3 2-bit o perating s ystem w ere chosen to bes t m ake thes e fe atures a vailable in a simple, unified application.

### 25.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, I ow-cost, run -time d evelopment too I, connecting to the host PC via an RS-232 or high-speed USB i nterface. T his too I i s b ased o n th e FI ash PICmicro MCUs and can be used to develop for these and o ther PIC micro m icrocontrollers. The M PLAB ICD 2 utilizes the in-circuit debugging capability built into t he F lash d evices. Thi s fe ature, a long w ith Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit Flash debugging from the graphical us er interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, s ingle-stepping and w atching variables, CPU status and peripheral registers. R unning at ful I speed en ables tes ting ha rdware and ap plications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

### 25.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LC D display for instructions and e rror m essages and a modular detachable socket assembly to support various p ackage types. In S tand-Alone m ode, th e PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

### 25.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP<sup>™</sup> cable assembly is in cluded as a standard item . In S tand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PIC micro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized al gorithms for quick p rogramming of la rge memory devices and incorporates an SD/MMC card for file storage and secure data applications.

### 25.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, I ow-cost, p rototype p rogrammer. It connects to the PC v ia a COM (RS-232) port. M PLAB Integrated Development Environment software makes using the programmer simple an d efficient. The PICSTART Plus development p rogrammer s upports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC 16C92X and PIC17C76X, may be su pported w ith an a dapter s ocket. The PICSTART Plus development programmer is C E compliant.

#### 25.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC 16C5X (PIC 16C54 to PIC16C58A), PIC 16C61, PIC 16C62X, P IC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic de mo programs. The sample mi crocontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PIC START Plus de velopment programmer. The PICDEM 1 demonstration board can be connected to the M PLAB IC E in -circuit em ulator for tes ting. A prototype area extends the circuitry for additional application co mponents. Fea tures inc lude an RS-232 interface, a pot entiometer for simulated analog input, push button switches and eight LEDs.

#### 25.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC 18F452 microcontroller a nd TCP/IP f irmware. The boa rd supports any 40-pin DIP device that conforms to the standard pi nout u sed by th e PI C16F877 or PIC18C452. This kit features a user frien dly TC P/IP stack, w ebs erver with H TML, a 2 4L256 Serial EEPROM for Xm odem do wnload to web p ages in to Serial EEPROM, ICSP/MPLAB ICD 2 in terface c onnector, an Ethernet interface, RS-232 interface and a 16 x 2 LC D d isplay. Als o included is the b ook an d CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

### 25.17 PICDEM 2 Plus Demonstration Board

The PIC DEM 2 PI us d emonstration bo ard s upports many 18, 28 and 40 -pin mi crocontrollers, inc luding PIC16F87X and PIC18FXX2 devices. All the ne cessary hardware and software is included to run the demonstration p rograms. The sa mple microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, P ICSTART P lus d evelopment pr ogrammer, o r MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to t est firm ware. A p rototype area extends the circuitry for add itional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, fou r L EDs a nd sample PIC18F452 an d PIC16F877 Flash microcontrollers.

### 25.18 PICDEM 3 PIC16C92X Demonstration Board

The PIC DEM 3 d emonstration bo ard s upports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

### 25.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 1 4 and 18-pin PIC16XXXX and PIC18XXXX MCUs, i ncluding th e P IC16F818/819, PIC16F87/88, PIC 16F62XA a nd t he PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard ha rdware t o b e disabled to e liminate c urrent draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a P IC18F1320. T utorial f irmware i s in cluded al ong with the User's Guide.

### 25.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board t hat d emonstrates t he c apabilities o f s everal Microchip m icrocontrollers, i ncluding PIC 17C752, PIC17C756A, PIC17C762 and PIC 17C766. A p rogrammed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored ap plication de velopment. T he PICDEM 1 7 demonstration board supports program download and execution from e xternal on -board Flash memory. A generous prototype area is available for user hardware expansion.

#### 25.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of bot h 8-bit Mult iplexed/Demultiplexed and 16- bit Memory modes. The bo ard includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

### 25.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The s mall f ootprint P IC16C432 and P IC16C433 are used as slaves in the LIN communication and feature on-board LI N transceivers. A PIC 16F874 Flash microcontroller serves as the master. All three micro-controllers are pro grammed with firm ware to provide LIN bus communication.

### 25.23 PICkit<sup>™</sup> 1 Flash Starter Kit

A complete "development system in a box", the PICkit<sup>™</sup> Flash S tarter Kit incl udes a c onvenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial s oftware and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development E nvironment) softw are, software and hardware "Tips ' n Tricks for 8-pin Flas h PIC <sup>®</sup> Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pinFlash PIC microcontrollers, as well as many future planned devices.

### 25.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC 16C745 and PI C16C765 U SB microcontrollers. Th is bo ard provides the ba sis f or future USB products.

### 25.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- •K EELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- •I rDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

## 26.0 ELECTRICAL CHARACTERISTICS


### Absolute Maximum Ratings (†)


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $- \sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOL x IOL)
  - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## PIC18F2420/2520/4420/4520








FIGURE 26-2: PIC18LF2420/2520/4420/4520 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

### 26.1 DC Characteristics: Supply Voltage PIC18F2420/2520/4420/4520 (Industrial) PIC18LF2420/2520/4420/4520 (Industrial)

	FX42X/X ustrial)	52X	<b>Standar</b> Operatir				as (unless otherwise stated) C ≤ TA ≤ +85°C for industrial				
	X42X/X52 ustrial)	2X		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Symbol	Characteristic	Min	Тур	Max	x Units Conditions					
D001	Vdd	Supply Voltage	2.0		5.5	V	HS, XT, RC and LP Oscillator modes				
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	_	—	V					
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	0.7	V	See section on Power-on Reset for details				
D004	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	_	—	V/ms	See section on Power-on Reset for details				
D005	Vbor	Brown-out Reset Volta	age								
		BORV1:BORV0 = 11	1.94	2.05	2.16	V					
		BORV1:BORV0 = 10	2.65	2.79	2.93	V					
		BORV1:BORV0 = 01	4.11	4.33	4.55	V					
		BORV1:BORV0 = 00	4.36	4.59	4.82	V					

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX42 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
ParamNo.	Device	Тур	Max	Units	Conditi	ions					
	Power-down Current (IP	D) <sup>(1)</sup>									
	PIC18LFX42X/X52X	20	950	nA	-40°C						
		0.02	1.0	μΑ	+25°C	VDD = 2.0V, ( <b>Sleep</b> mode)					
		0.6	1.1	μΑ	+85°C						
	PIC18LFX42X/X52X	0.03	1.4	μΑ-	40°C						
		0.03	1.5	μΑ	+25°C	VDD = 3.0V, ( <b>Sleep</b> mode)					
		0.8	1.6	μΑ	+85°C						
	All devices	0.04	1.9	μΑ-	40°C						
		0.04	2.0	μΑ	+25°C	VDD = 5.0V, ( <b>Sleep</b> mode)					
		1.7	2.1	μA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
  - MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 5: BÓR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX42 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
ParamNo.	Device	Тур	Max	Units		Conditio	ons					
	Supply Current (IDD) <sup>(2,3)</sup>											
	PIC18LFX42X/X52X	15	31.5	μΑ	-40°C							
		15	30	μΑ	+25°C	VDD = 2.0V						
		15	28.5	μΑ+	85°C							
	PIC18LFX42X/X52X	40	63	μΑ-	40°C	Vdd = 3.0V	Fosc = 31 kHz					
		35	60	μΑ	+25°C		(RC_RUN mode,					
		30	57	μA+	85°C		INTRC source)					
	All devices	105	168	μΑ-	40°C							
		90	160	μΑ	+25°C	VDD = 5.0V						
		80	152	μA+	85°C							
	PIC18LFX42X/X52X	0.32	630	μΑ-	40°C							
		0.33	600	μΑ	+25°C	VDD = 2.0V						
		0.33	570	μA+	85°C							
	PIC18LFX42X/X52X	0.6	1.3	mA	-40°C		Fosc = 1 MHz					
		0.55	1.2	mA	+25°C	VDD = 3.0V	(RC_RUN mode,					
		0.6	1.1	mA	+85°C		INTOSC source)					
	All devices	1.1	2.3	mA	-40°C							
		1.1	2.2	mA	+25°C	VDD = 5.0V						
		1.0	2.1	mA	+85°C							

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
  - The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 5: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX4 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
ParamNo.	Device	Тур	Typ Max Units Conditions									
	Supply Current (IDD) <sup>(2,3)</sup>											
	PIC18LFX42X/X52X	0.8	2.1	μΑ-	40°C							
		0.8	2.0	μΑ	+25°C	VDD = 2.0V						
		0.8	1.9	μΑ	+85°C	-						
	PIC18LFX42X/X52X	1.3	2.7	mA	-40°C		Fosc = 4 MHz					
		1.3	2.6	mA	+25°C	VDD = 3.0V	( <b>RC_RUN</b> mode,					
		1.3	2.5	mA	+85°C	-	INTRC source)					
	All devices	2.5	5.3	mA	-40°C							
		2.5	5.0	mA	+25°C	VDD = 5.0V						
		2.5	4.8	mA	+85°C	-						
	PIC18LFX42X/X52X	2.9	6.5	μΑ-	40°C							
		3.1	6.2	μΑ	+25°C	VDD = 2.0V						
		3.6	5.9	μΑ+	85°C							
	PIC18LFX42X/X52X	4.5	10.1	μΑ-	40°C	_	Fosc = 31 kHz					
		4.8	9.6	μΑ	+25°C	VDD = 3.0V	(RC_IDLE mode,					
		5.8	9.1	μΑ+	85°C		INTRC source)					
	All devices	9.2	15.8	μΑ-	40°C	-						
		9.8	15	μΑ	+25°C	VDD = 5.0V						
		11.4	14.3	μΑ+	85°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 5: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LFX (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX4 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
ParamNo.	Device	Тур	Мах	ons								
	Supply Current (IDD) <sup>(2,3)</sup>											
	PIC18LFX42X/X52X	165	315	μΑ	-40°C							
		175	300	μΑ	+25°C	VDD = 2.0V						
		190	285	μΑ+	85°C							
	PIC18LFX42X/X52X	250	470	μΑ-	40°C		Fosc = 1 MHz					
		270	450	μΑ	+25°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,					
		290	430	μΑ+	85°C		INTOSC source)					
	All devices	500	840	μΑ-	40°C							
		520	800	μΑ	+25°C	VDD = 5.0V						
		550	760	μΑ+	85°C							
	PIC18LFX42X/X52X	340	525	μΑ-	40°C							
		350	500	μΑ	+25°C	VDD = 2.0V						
		360	475	μΑ	+85°C							
	PIC18LFX42X/X52X	520	735	μA-	40°C		Fosc = 4 MHz					
		540	700	μA	+25°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,					
		580	665	μA	+85°C	1	INTOSC source)					
	All devices	1.0	1.6	mA	-40°C	1						
		1.1	1.5	mA	+25°C	VDD = 5.0V						
		1.1	1.4	mA	+85°C	1						

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 5: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial											
PIC18FX4 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
ParamNo.	Device	Тур	Max	Units	ons								
	Supply Current (IDD) <sup>(2,3)</sup>												
	PIC18LFX42X/X52X	250	420	μA-	40°C								
		260	400	μA	+25°C	VDD = 2.0V							
		250	380	μA+	85°C								
	PIC18LFX42X/X52X	550	740	μA-	40°C		Fosc = 1 MHz						
		480	700	μΑ	+25°C	VDD = 3.0V	(PRI_RUN,						
		460	670	μA+	85°C		EC oscillator)						
	All devices	1.2	1.6	mA	-40°C								
		1.1	1.5	mA	+25°C	VDD = 5.0V							
		1.0	1.4	mA	+85°C								
	PIC18LFX42X/X52X	0.72	1.6	mA	-40°C								
		0.74	1.5	mA	+25°C	VDD = 2.0V							
		0.74	1.4	mA	+85°C								
	PIC18LFX42X/X52X	1.3	2.6	mA	-40°C		Fosc = 4 MHz						
		1.3	2.5	mA	+25°C	VDD = 3.0V	(PRI_RUN,						
		1.3	2.4	mA	+85°C		EC oscillator)						
	All devices	2.7	4.7	mA	-40°C								
		2.6	4.5	mA	+25°C	VDD = 5.0V							
		2.5	4.3	mA	+85°C								
	All devices	15	26	mA	-40°C								
		16	25	mA	+25°C	VDD = 4.2V							
		16	24	mA	+85°C		Fosc = 40 MHz ( <b>PRI RUN</b> ,						
	All devices	21	32	mA	-40°C		EC oscillator)						
		21	30	mA	+25°C	VDD = 5.0V	,						
		21	28	mA	+85°C								

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX42 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
ParamNo.	Device	Тур	Мах	Units		Conditi	ons					
	Supply Current (IDD) <sup>(2,3)</sup>											
	All devices	7.5	16	mA	-40°C							
		7.4	15	mA	+25°C	VDD = 4.2V	Fosc = 4 MHz ( <b>PRI_RUN HS+PLL</b> )					
		7.3	14	mA	+85°C							
	All devices	10	21	mA	-40°C		Fosc = 4 MHz					
		10	20	mA	+25°C	VDD = 5.0V	(PRI_RUN HS+PLL)					
		9.7	19	mA	+85°C							
	All devices	17	35	mA	-40°C		Fosc = 10 MHz					
		17	34	mA	+25°C	VDD = 4.2V	(PRI_RUN HS+PLL)					
		17	33	mA	+85°C							
	All devices	23	46	mA	-40°C		Fosc = 10 MHz					
		23	45	mA	+25°C	VDD = 5.0V	(PRI_RUN HS+PLL)					
		23	43	mA	+85°C							

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial											
PIC18FX4 (Indust			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
ParamNo.	Device	Тур	Max	Units		Conditio	ons						
	Supply Current (IDD) <sup>(2,3)</sup>												
	PIC18LFX42X/X52X	65	130	μA-	40°C								
		65	120	μA	+25°C	VDD = 2.0V							
		70	115	μA+	85°C								
	PIC18LFX42X/X52X	120	270	μA-	40°C		Fosc = 1 MHz						
		120	250	μΑ	+25°C	VDD = 3.0V	(PRI_IDLE mode,						
		130	240	μA+	85°C		EC oscillator)						
	All devices	300	480	μA-	40°C								
		240	450	μΑ	+25°C	VDD = 5.0V							
		300	430	μA+	85°C								
	PIC18LFX42X/X52X	260	475	μA-	40°C								
		255	450	μΑ	+25°C	VDD = 2.0V							
		270	430	μA+	85°C								
	PIC18LFX42X/X52X	420	900	μA-	40°C		Fosc = 4 MHz						
		430	850	μΑ	+25°C	VDD = 3.0V	(PRI_IDLE mode,						
		450	810	μA+	85°C		EC oscillator)						
	All devices	0.9	1.5	mA	-40°C								
		0.9	1.4	mA	+25°C	VDD = 5.0V							
		0.9	1.3	mA	+85°C								
	All devices	6.0	9.5	mA	-40°C								
		6.2	9.0	mA	+25°C	VDD = 4.2 V							
		6.6	8.6	mA	+85°C		Fosc = 40 MHz ( <b>PRI IDLE</b> mode,						
	All devices	8.1	12.6	mA	-40°C		EC oscillator)						
		9.1	12.0	mA	+25°C	VDD = 5.0V	,						
		8.3	11.4	mA	+85°C								

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

	PIC18LFX42X/X52X (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +85^{\circ}C$ for industrial								
PIC18FX4 (Indust		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
ParamNo.	Device	Тур	Max	Units	ons							
	Supply Current (IDD) <sup>(2,3)</sup>											
	PIC18LFX42X/X52X	14	31.5	μΑ	-10°C							
		15	30	μΑ	+25°C V	DD = 2.0V						
		16	29	μΑ+	70°C							
	PIC18LFX42X/X52X	40	74	μΑ-	10°C		Fosc = 32 kHz <sup>(4)</sup>					
		35	70	μΑ	+25°C V	DD = 3.0V	(SEC_RUN mode,					
		31	67	μΑ+	70°C		Timer1 as clock)					
	All devices	99	126	μΑ-	10°C							
		81	120	μΑ	+25°C V	DD = 5.0V						
		75	114	μΑ+	70°C							
	PIC18LFX42X/X52X	2.5	7.4	μΑ-	10°C							
		3.7	7.0	μΑ	+25°C V	DD = 2.0V						
		4.5	6.7	μΑ+	70°C							
	PIC18LFX42X/X52X	5.0	10.5	μΑ-	10°C		Fosc = 32 kHz <sup>(4)</sup>					
		5.4	10	μΑ	+25°C V	DD = 3.0V	(SEC_IDLE mode,					
		6.3	9.5	μΑ+	70°C		Timer1 as clock)					
	All devices	8.5	17	μΑ-	10°C							
		9.0	16	μΑ	+25°C V	DD = 5.0V						
		10.5	15	μA+	70°C							

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LFX4 (Industi			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX42 (Industi				rating ( perature	Conditions (unle -40°C ≤ TA	ss otherwise sta ≤ +85°C for indu							
ParamNo.	Device	Тур	Max	Units		Conditi	ons						
	Module Differential Curre	ents (Alwdt, Albor, Allvd, Aloscb, Alad)											
D022	Watchdog Timer	1.3	7.6	μΑ-	40°C								
(∆IWDT)		1.4	8.0	μΑ+	25°C	VDD = 2.0V							
		2.0	8.4	μΑ+	85°C								
		1.9	11.4	μΑ-	40°C								
		2.0	12.0	μΑ+	25°C	VDD = 3.0V							
		2.8	12.6	μΑ+	85°C								
		4.0	14.3	μΑ-	40°C								
		5.5	15.0	μΑ+	25°C	VDD = 5.0V							
		5.6	15.8	μΑ+	85°C								
D022A	Brown-out Reset <sup>(5)</sup>	35	52	μΑ-	40°C to +85°C	/ DD = 3.0V							
$(\Delta IBOR)$		40	63	μΑ-	40°C to +85°C	DD = 5.0V							
		40	63	μΑ-	40°C to +85°C	/ DD = 5.0V	Sleep mode, BOREN1:BOREN0 = 10						
D022B (∆ILVD)	High/Low-Voltage Detect <sup>(5)</sup>	22	47	μΑ-	40°C to +85°C	VDD = 2.0V							
		25	58	μΑ-	40°C to +85°C	/ DD = 3.0V							
		29	69	μΑ-	40°C to +85°C	/ DD = 5.0V							
D025	Timer1 Oscillator	0.01	4.8	μA-	10°C								
(∆IOSCB)		0.01	5.0	μA+	25°C	VDD = 2.0V	32 kHz on Timer1 <sup>(4)</sup>						
		0.01	5.3	μA+	70°C								
		0.01	7.6	μΑ-	10°C								
		0.01	8.0	μA+	25°C	VDD = 3.0V	32 kHz on Timer1 <sup>(4)</sup>						
		0.01	8.4	μA+	70°C								
		0.01	9.5	μΑ-	10°C								
		0.01	10.0	μΑ+	25°C	VDD = 5.0V	32 kHz on Timer1 <sup>(4)</sup>						
		0.01	10.5	μΑ+	70°C								
D026	A/D Converter	1.0	2.0	μAV		DD = 2.0V							
$(\Delta IAD)$		1.0	2.0	μAV		DD = 3.0V	A/D on, not converting						
		1.0	2.0	μAV		DD = 5.0V							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

### 26.3 DC Characteristics: PIC18F2420/2520/4420/4520 (Industrial) PIC18LF2420/2520/4420/4520 (Industrial)

DC CHA	RACTE	RISTICS				Inless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vil	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	VV	DD < 4.5V
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	RC, EC modes <sup>(1)</sup>
D033B		OSC1	Vss	0.3 VDD	V	XT, LP modes
D034		Т13СКІ	Vss	0.3 Vdd	V	
	Viн	Input High Voltage				
		I/O ports:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	VV	DD < 4.5V
D040A			2.0	Vdd	V4	$.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V	
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC mode
D043B		OSC1	0.9 Vdd	Vdd	V	RC mode <sup>(1)</sup>
D043C D044		OSC1 T13CKI	1.6 1.6	Vdd Vdd	V V	XT, LP modes
D044	lu.		1.0	VDD	V	
Daga	lı∟	Input Leakage Current <sup>(2,3)</sup>				
D060		I/O ports	_	±1	μAV	$SS \le VPIN \le VDD,$ Pin at high-impedance
D061		MCLR	—	±5	μΑ	$Vss \leq VPIN \leq VDD$
D063		OSC1	—	±5	μAV	$\text{ss} \leq \text{VPIN} \leq \text{VDD}$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	400	μAV	DD = 5V, VPIN = VSS

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

### 26.3 DC Characteristics: PIC18F2420/2520/4420/4520 (Industrial) PIC18LF2420/2520/4420/4520 (Industrial) (Continued)

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D083	OSC2/CLKO (RC, RCIO, EC, ECIO modes)		—0	.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
	Vон	Output High Voltage <sup>(3)</sup>						
D090		I/O ports	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
		Capacitive Loading Specs on Output Pins						
D100 <sup>(4)</sup>	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	_	400	pF	I <sup>2</sup> C <sup>™</sup> Specification		

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

DC CH	ARACTE	ERISTICS					unless otherwise stated) ≤ +85°C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications <sup>(1)</sup>					
D110	VPP	Voltage on MCLR/VPP/RE3 pin	9.00	_	13.25	V	(Note 3)
D113	IDDP	Supply Current during Programming	—	—	10	mA	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K	1M	—	E/W	-40°C to +85°C
D121	Vdrw	VDD for Read/Write	Vmin		5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms	
D123	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +85°C
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	_	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	Vmin	—	5.5	V	Vміn = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	_	5.5	V	Using ICSP port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Erase Cycle Time	—	4		ms	VDD > 4.5V
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1—		_	ms	Vdd > 4.5V
D133A	Tiw	Self-timed Write Cycle Time	—	2		ms	
D134	Tretd	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated

### TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if single-supply programming is disabled.

### TABLE 26-2: COMPARATOR SPECIFICATIONS

Г

Operating	<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).									
Param No.	Sym	Characteristics	Min	Тур М	a x	Units	Comments			
D300	VIOFF	Input Offset Voltage	—	±5.0	±10	mV				
D301	VICM	Input Common Mode Voltage*	0	_	Vdd - 1.5	V				
D302	CMRR	Common Mode Rejection Ratio*	55	_	_	dB				
300	TRESP	Response Time <sup>(1)*</sup>		150	400	ns	PIC18FXXXX			
300A			—	150	600	ns	PIC18 <b>LF</b> XXXX, VDD = 2.0V			
301	TMC2OV	Comparator Mode Change to Output Valid*			10	μs				

These parameters are characterized but not tested. \*

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

### TABLE 26-3: VOLTAGE REFERENCE SPECIFICATIONS


<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).									
Param No.	Sym	Characteristics	Min	Тур М	ax	Units	Comments		
D310	VRES	Resolution	Vdd/24		Vdd/32	LSb			
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb	Low Range (CVRR = 1)		
D312	VRur	Unit Resistor Value (R)*	—	2k	_	Ω			
310	TSET	Settling Time <sup>(1)*</sup>			10	μs			
*	* These parameters are characterized but not tested.								

These parameters are characterized but not tested.

**Note 1:** Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

# PIC18F2420/2520/4420/4520

### FIGURE 26-3: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS



### TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Symbol	Characteris	tic	Min	Тур†	Max	Units	Conditions	
D420		HLVD Voltage on VDD		2.12	2.17	2.22	V		
		Transition High-to-Low	LVV = 0001	2.18	2.23	2.28	V		
			LVV = 0010	2.31	2.36	2.42	V		
			LVV = 0011	2.38	2.44	2.49	V		
			LVV = 0100	2.54	2.60	2.66	V		
		LVV = 0101	2.72	2.79	2.85	V			
		LVV = 0110	2.82	2.89	2.95	V			
			LVV = 0111	3.05	3.12	3.19	V		
			1	LVV = 1000	3.31	3.39	3.47	V	
			LVV = 1001	3.46	3.55	3.63	V		
			LVV = 1010	3.63	3.71	3.80	V		
			LVV = 1011	3.81	3.90	3.99	V		
		LVV = 1100	4.01	4.11	4.20	V			
			LVV = 1101	4.23	4.33	4.43	V		
			LVV = 1110	4.48	4.59	4.69	V		

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \le TA \le +85^{\circ}C$  for industrial

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

### 26.4 AC (Timing) Characteristics

### 26.4.1 TIMING PARAMETER SYMBOLOGY

The tim ing p arameter symbols have bee n cr eated using one of the following formats:

1. TppS2ppS	3	3. Tcc:sт (I	<sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:	·	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


### 26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing sp ecifications unl ess oth erwise noted. Figure 26-4 specifies the load conditions for the timing specifications. Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC 18F2420/2520/4420/4520 and PIC18LF2420/2520/4420/4520 families of devices specifically and only those devices.

### TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC


AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialOperating voltage VDD range as described in DC spec Section 26.1 andSection 26.3.
	LF parts operate for industrial temperatures only.

### FIGURE 26-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

### FIGURE 26-5: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)



### TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	40	MHz	EC, ECIO Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
			4	10	MHz	HS + PLL Oscillator mode
			5	33	kHz	LP Oscillator mode
1T	OSC	External CLKI Period <sup>(1)</sup>	25		ns	EC, ECIO Oscillator mode
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			40 100	250 250	ns ns	HS Oscillator mode HS + PLL Oscillator mode
			30	_	μs	LP Oscillator mode
2T	CY	Instruction Cycle Time <sup>(1)</sup>	100	_	ns	Tcy = 4/Fosc
3T	osL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μs	LP Oscillator mode
			10	_	ns	HS Oscillator mode
4T	osR,	External Clock in (OSC1)	_	20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	m Characteristic		Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	—	40	MHz	HS mode only
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	-	—	2	ms	
F13	$\Delta \text{CLK}$	CLKO Stability (Jitter)	-2	_	+2	%	

### TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# TABLE 26-8:AC CHARACTERISTICS: INTERNAL RC ACCURACYPIC18F2420/2520/4420/4520 (INDUSTRIAL)PIC18LF2420/2520/4420/4520 (INDUSTRIAL)

	FX42X/X52X lustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
	X42X/X52X lustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Min	Тур	Max	Units	Cond	ditions	
	INTOSC Accuracy @ Freq = 8	MHz, 4 M	Hz, 2 MH	z, 1 MHz,	500 kH	z, 250 kHz, 125 kH	z <sup>(1)</sup>	
	PIC18LFX42X/X52X	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V	
		-5	—	5	%	-10°C to +85°C	VDD = 2.7-3.3V	
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18FX42X/X52X	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V	
		-5	—	5	%	-10°C to +85°C	VDD = 4.5-5.5V	
		-10	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5V	
	INTRC Accuracy @ Freq = 31 kHz <sup>(2)</sup>							
	PIC18LFX42X/X52X	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18FX42X/X52X	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

**2:** INTRC frequency after calibration.

**3:** Change of INTRC frequency as VDD changes.

## PIC18F2420/2520/4420/4520





FIGURE 26-6: CLK	) and 1/0 1	TIMING
------------------	-------------	--------

IABLE	20-9: 0	LKO AND I/O TIMING		3		-		
Param No.	Symbol	Characteri	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 $\uparrow$ to CLKO $\downarrow$ —			75	200	ns	(Note 1)
11	TosH2ckH	OSC1 $\uparrow$ to CLKO $\uparrow$ —	OSC1 $\uparrow$ to CLKO $\uparrow$ —		75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	TckF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TckL2ioV	CLKO ↓ to Port Out Valid		—		0.5 TCY + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKC	) ↑ 0.	25 Tcy + 25	_	—	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO ↑ 0—				_	ns	(Note 1)
17	TosH2ioV	OSC1 ↑ (Q1 cycle) to Port Out Valid			50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2 cycle) to	PIC18FXXXX	100	_	—	ns	
18A		Port Input Invalid (I/O in hold time)	PIC18 <b>LF</b> XXXX	200	—	—	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid toOSC1 ↑	(I/O in setup time)	0	_	—	ns	
20	TioR	Port Output Rise Time	PIC18FXXXX	—	10	25	ns	
20A			PIC18LFXXXX	—	_	60	ns	VDD = 2.0V
21	TioF	Port Output Fall Time	PIC18FXXXX	—	10	25	ns	
21A			PIC18LFXXXX	—	_	60	ns	VDD = 2.0V
22†	TINP	INT pin High or Low Time		Тсү			ns	
23†	Trbp	RB7:RB4 Change INT Hi	gh or Low Time	Тсү			ns	
24†	TRCP	RC7:RC4 Change INT Hi	gh or Low Time	20			ns	


† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



## FIGURE 26-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

### FIGURE 26-8: BROWN-OUT RESET TIMING



### TABLE 26-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—		μs	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	_	4.00	TBD	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	—т	OSC = OSC1 period
33	TPWRT	Power-up Timer Period	_	65.5	TBD	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_		μsV	$DD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable	—2	0	50	μs	
37	Tlvd	High/Low-Voltage Detect Pulse Width	200	_	—	μsV	$DD \leq VLVD$
38	TCSD	CPU Start-up Time	5		10	μs	
39	TIOBST	Time for INTOSC to Stabilize	_	1		ms	
l agand		To Be Determined	-				

**Legend:** TBD = To Be Determined

### FIGURE 26-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 26-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	-----------------------------------------------

Param No.	Symbol		Characteristi	C	Min	Max	Units	Conditions
40	Tt0H	T0CKI High F	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10		ns	
41	Tt0L	T0CKI Low P	ulse Width	No prescaler	0.5 Tcy + 20		ns	
				With prescaler	10	_	ns	
42	Tt0P	T0CKI Period	1	No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	—	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T13CKI	Synchronous, r	o prescaler	0.5 TCY + 20		ns	
		High Time	Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18 <b>LF</b> XXXX	25		ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30		ns	
				PIC18LFXXXX	50	_	ns	VDD = 2.0V
46	Tt1L	T13CKI Low	Synchronous, r	o prescaler	0.5 TCY + 5		ns	
		Time	Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18LFXXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30		ns	
				PIC18LFXXXX	50		ns	VDD = 2.0V
47	Tt1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	—	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous		60		ns	
	Ft1	T13CKI Oscil	lator Input Frequ	uency Range	DC	50	kHz	
48	Tcke2tmrl	Delay from E Timer Increm	xternal T13CKI ( ent	Clock Edge to	2 Tosc	7 Tosc	—	

### FIGURE 26-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)





TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)


Param No.	Symbol	с	haracteristi	C	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescal	No prescaler 0.		_	ns	
		Time	With	PIC18FXXXX	10		ns	
			prescaler	PIC18LFXXXX	20		ns	VDD = 2.0V
51	ТссН	CCPx Input	CCPx Input No prescaler		0.5 TCY + 20	—	ns	
		High Time	With	PIC18FXXXX	10		ns	
			prescaler	PIC18LFXXXX	20		ns	VDD = 2.0V
52	TccP	CCPx Input Perio	od		<u>3 Tcy + 40</u> N	_	ns	N rescalpe value (1, 4 or 16)
53	TccR	CCPx Output Fa	ll Time	PIC18FXXXX	_	25	ns	
				PIC18LFXXXX	—	45	ns	VDD = 2.0V
54	TccF	CCPx Output Fa	ll Time	PIC18FXXXX	_	25	ns	
				PIC18LFXXXX	_	45	ns	VDD = 2.0V

## PIC18F2420/2520/4420/4520



### FIGURE 26-11: PARALLEL SLAVE PORT TIMING (PIC18F4420/4520)

Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
62	TdtV2wrH	Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time)			_	ns	
63	TwrH2dtl	$\overline{WR}$ $\uparrow$ or $\overline{CS}$ $\uparrow$ to Data–In	PIC18FXXXX	20		ns	
		Invalid (hold time)	PIC18 <b>LF</b> XXXX	35	_	ns	VDD = 2.0V
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to Data–Out Val	id	_	80	ns	
65	TrdH2dtl	$\overline{RD}$ $\uparrow$ or $\overline{CS}$ $\downarrow$ to Data–Out Inval	id	10	30	ns	
66	TibfINH	Inhibit of the IBF Flag bit being ( $\overline{\rm WR}\uparrow$ or $\overline{\rm CS}\uparrow$	nhibit of the IBF Flag bit being Cleared from		3 CY1	-	




### FIGURE 26-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

### TABLE 26-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	t	Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	Setup Time of SDI Data Input to SCK Edge			ns	
73A	Tb2b	Last Clock Edge of Byte 1 to th of Byte 2	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2			ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time	÷	—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
		(Master mode) PIC18LFXXXX		—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX		100	ns	VDD = 2.0V

**Note 1:** Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




### FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

### TABLE 26-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	to SCK Edge	100		ns	
73A	Tb2b	Last Clock Edge of Byte 1 to to of Byte 2	he 1st Clock Edge	1.5 TCY + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	Hold Time of SDI Data Input to SCK Edge			ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time	·		25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
		(Master mode)	PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Maste	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	SDO Data Output Valid after PIC18FXXXX		50	ns	
	TscL2doV	SCK Edge	Edge PIC18LFXXXX		100	ns	VDD = 2.0V
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SCK Edge		Тсү	—n	S	

**Note 1:** Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




#### 

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Ed	Setup Time of SDI Data Input to SCK Edge				
73A	Tb2b	Last Clock Edge of Byte 1 to the First Cloc	1.5 Tcy + 40		ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ed	ge	100		ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)	SCK Output Fall Time (Master mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	PIC18FXXXX	—	50	ns	
	TscL2doV		PIC18LFXXXX		100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	·	1.5 TCY + 40	_	ns	

**Note 1:** Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

۵١




### TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the Fist	Clock Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK	Hold Time of SDI Data Input to SCK Edge				
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS <sup>↑</sup> to SDO Output High-Impedanc	e	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode)	PIC18LFXXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode	e)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX		50	ns	
	TscL2doV	Edge	PIC18LFXXXX		100	ns	VDD = 2.0V
82	TssL2doV	SDO Data Output Valid after $\overline{\text{SS}}\downarrow$	PIC18FXXXX	—	50	ns	
		Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS		1.5 TCY + 40		ns	

**Note 1:** Requires the use of Parameter #73A.


2: Only if Parameter #71A and #72A are used.



### TABLE 26-18: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	TSU:STO	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600			

### FIGURE 26-17: I<sup>2</sup>C BUS DATA TIMING



© 2004 Microchip Technology Inc.


# PIC18F2420/2520/4420/4520

Param. No.	Symbol Thigh	Charact	teristic Min		Max	Units	Conditions	
100		Clock High Time	100 kHz mode	4.0	—	μs	PIC18FXXXX must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	PIC18FXXXX must operate at a minimum of 10 MHz	
			SSP Module	1.5 TCY	—			
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	PIC18FXXXX must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	_	μs	PIC18FXXXX must operate at a minimum of 10 MHz	
			SSP Module	1.5 TCY	_			
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF	
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF	
90	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μs	Start condition	
91	THD:STA		100 kHz mode	4.0	_	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated	
106	THD:DAT		100 kHz mode	0	—	ns		
		Time	400 kHz mode	0	0.9	μs		
107	TSU:DAT		100 kHz mode	250	—	ns	(Note 2)	
		Time	400 kHz mode	100	—	ns		
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs		
		Setup Time	400 kHz mode	0.6	—	μs		
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode	—	—	ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3		μs	before a new transmission can start	
D102	Св	Bus Capacitive Load	ding		400	pF		

### TABLE 26-19: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification), before the SCL line is released.




### TABLE 26-20: MASTER SSP I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	I Characteristic		Min	Max	Units	Conditions				
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for				
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start				
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		condition				
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the				
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated				
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)							
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns					
			:			Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_						
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns					
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	1) —						
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	1					

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

### FIGURE 26-19: MASTER SSP I<sup>2</sup>C BUS DATA TIMING




© 2004 Microchip Technology Inc.

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions							
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms								
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms								
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms								
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms								
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms								
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms								
102	TR	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from							
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF							
			1 MHz mode <sup>(1)</sup> –	_	300	ns								
103	TF	SDA and SCL	100 kHz mode	_	300	ns	CB is specified to be from							
		Fall Time	400 kHz mode	20 + 0.1 Св 30	0	ns	10 to 400 pF							
			1 MHz mode <sup>(1)</sup>	_	100	ns								
90	Tsu:sta	A Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for							
			400 kHz mode	2(Tosc)(BRG + 1)		ms	Repeated Start							
			1 MHz mode <sup>(1)</sup> 2	( Tosc)(BRG + 1)	_	ms	condition							
91	THD:STA	DISTA Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period, the first							
			400 kHz mode	2(Tosc)(BRG + 1)		ms	clock pulse is generated							
			1 MHz mode <sup>(1)</sup> 2	( Tosc)(BRG + 1)		ms								
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns								
			400 kHz mode	0	0.9	ms								
107	TSU:DAT	TSU:DAT	TSU:DAT	TSU:DAT	TSU:DAT	TSU:DAT	TSU:DAT	TSU:DAT	Data Input	100 kHz mode	250	-	ns	(Note 2)
					Setup Time	400 kHz mode	100	_	ns					
92	Tsu:sto	TSU:STO	Tsu:sto	Tsu:sto	Tsu:sto		Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms			
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms								
			1 MHz mode <sup>(1)</sup> 2	( Tosc)(BRG + 1)	_	ms								
109	ΤΑΑ	A Output Valid from Clock	100 kHz mode	_	3500	ns								
			400 kHz mode		1000	ns								
			1 MHz mode <sup>(1)</sup> –			ns								
110	TBUF	JF Bus Free Time	100 kHz mode	4.7		ms	Time the bus must be free							
			400 kHz mode	1.3	—	ms	before a new transmission can start							
D102	Св	Bus Capacitive Lo	bading	_	400	pF								

### TABLE 26-21: MASTER SSP I<sup>2</sup>C BUS DATA REQUIREMENTS

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.


2: A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.



### TABLE 26-22: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXXXX	_	40	ns	
			PIC18LFXXXX		100	ns	VDD = 2.0V
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXXXX		20	ns	
		(Master mode)	PIC18LFXXXX		50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
			PIC18 <b>LF</b> XXXX	_	50	ns	VDD = 2.0V

### FIGURE 26-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 26-23: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE)				
		Data Hold before CK $\downarrow$ (DT hold time)	10	_	ns	
126	TckL2dtl	Data Hold after CK $\downarrow$ (DT hold time)	15	_	ns	

© 2004 Microchip Technology Inc.


Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_	_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	—	Ι	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error	_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity	Gu	uarantee	d(1)	—V	$ss \le Vain \le Vref$
A20	$\Delta V$ Ref	Reference Voltage Range (VREFH – VREFL)	1.8 3	_		V V	$\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$
A21	Vrefh	Reference Voltage High	Vss	—V	REFH	V	
A22	Vrefl	Reference Voltage Low	Vss - 0.3V		Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	Vrefl	—V	REFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source			2.5	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>	—	_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

# TABLE 26-24: A/D CONVERTER CHARACTERISTICS: PIC18FX42X/X52X (INDUSTRIAL) PIC18LFX42X/X52X (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

**2:** VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

# PIC18F2420/2520/4420/4520



### TABLE 26-25: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
130	Tad	A/D Clock Period	PIC18FXXXX	0.7	25.0 <sup>(1)</sup>	μsΤ	OSC based, VREF $\geq 3.0V$
			PIC18LFXXXX	1.4	25.0 <sup>(1)</sup>	μsV	DD = 2.0V; TOSC based, VREF full range
			PIC18FXXXX	TBD	1	μs	A/D RC mode
			PIC18 <b>LF</b> XXXX	TBD	3	μsV	DD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition	11	12	Tad		
132	TACQ	Acquisition Time (Note 3)		1.4 TBD	_	μs μs	-40°C to +85°C 0°C ≤ to ≤ +85°C
135	Tswc	Switching Time from Convert $\rightarrow$ Sample		_	(Note 4)		
TBD	TDIS	Discharge Time		0.2	—	μs	

**Legend:** TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES register may be read on the following TCY cycle.
- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω.
- 4: On the following cycle of the device clock.

NOTES:

# 27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

## 28.0 PACKAGING INFORMATION

### 28.1 Package Marking Information


#### 28-Lead PDIP



#### 28-Lead SOIC



#### 40-Lead PDIP



Example



### Example



Example



Legend	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.


\* Standard PI Cmicro device m arking c onsists o f Microchip part n umber, y ear c ode, w eek c ode a nd traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2004 Microchip Technology Inc.


# Package Marking Information (Continued)



44-Lead QFN



44-Lead TQFP




Example



### Example




## Example



#### 28.2 **Package Details**

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

28-Lead Plastic Small Outline (SO) - Wide, 300 mil Body (SOIC)



	Units	s INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	¢	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

Drawing No. C04-052

# 40-Lead Plastic Dual In-line (P) – 600 mil Body (PDIP)



n p	MIN	NOM	MAX	MIN	NOM	MAAV
		40			NOW	MAX
p		40			40	
٣		.100			2.54	
А	.160	.175	.190	4.06	4.45	4.83
A2	.140	.150	.160	3.56	3.81	4.06
A1	.015			0.38		
Е	.595	.600	.625	15.11	15.24	15.88
E1	.530	.545	.560	13.46	13.84	14.22
D	2.045	2.058	2.065	51.94	52.26	52.45
L	.120	.130	.135	3.05	3.30	3.43
С	.008	.012	.015	0.20	0.29	0.38
B1	.030	.050	.070	0.76	1.27	1.78
В	.014	.018	.022	0.36	0.46	0.56
eВ	.620	.650	.680	15.75	16.51	17.27
α	5	10	15	5	10	15
β	5	10	15	5	10	15
	A2 A1 E E1 D L c B1 B1 B eB α	$\begin{array}{c c} A2 &140 \\ A1 & .015 \\ E & .595 \\ E1 & .530 \\ D & 2.045 \\ L & .120 \\ c & .008 \\ B1 & .030 \\ B & .014 \\ eB & .620 \\ \alpha & 5 \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

\* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body, Saw Singulated (QFN)




	Units	INCHES			MILLIMETERS*		
Dime	ension Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Overall Width	E	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85
Overall Length	D	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85
Lead Width	В	.009	.011	.013	0.23	0.28	0.33
Lead Length	L	.020	.022	.024	0.50	0.55	0.60

\*Controlling Parameter

Notes:

JEDEC equivalent: MO-220 Drawing No. C04-105

### 44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)




	Units	ts INCHES			MILLIMETERS*		
Dimension Limi	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Contacts	n		44			44	
Pitch	р		.026 BSC	1	0.65 BSC 1		
Overall Height	А	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	(A3)		.010 REF	2	0.25 REF 2		
Overall Width	Е	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Width	E2	.246	.268	.274	6.25	6.80	6.95
Overall Length	D	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Length	D2	.246	.268	.274	6.25	6.80	6.95
Contact Width	В	.008	.013	.013	0.20	0.33	0.35
Contact Length	L	.014	.016	.019	0.35	0.40	0.48

\*Controlling Parameter

Notes:

- 1. BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- See ASME Y14.5M
- 2. REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M
- 3. Contact profiles may vary.

JEDEC equivalent: M0-220 Drawing No. C04-103 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	Jnits INCHES		MILLIMETERS*		*	
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	03	.5	7	03	.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	51	01	5	5	10	15
Mold Draft Angle Bottom	β	51	01	5	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

# APPENDIX A: REVISION HISTORY

# Revision A (June 2004)

Original d ata s heet for PIC 18F2420/2520/4420/4520 devices.

# APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

#### TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F2420	PIC18F2520	PIC18F4420	PIC18F4520
Program Memory (Bytes)	16384	32768	16384	32768
Program Memory (Instructions)	8192	16384	8192	16384
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/PWM Modules	00		1	1
Parallel Communications (PSP)	No	No	Yes	Yes
10-bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels
Packages	28-pin PDIP 28-pin SOIC 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

# APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

# APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

# APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range M CU de vices (i.e., PIC16 CXXX) and th e enhanced devices (i.e., PIC1 8FXXX) is p rovided in *AN716, "M igrating Designs from PIC 16C74A/74B to PIC18C442*". The changes dis cussed, w hile device specific, are generally a pplicable to a ll m id-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

# APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences be tween the hig h-end M CU dev ices (i.e., PIC17CXXX) and the enh anced dev ices (i.e., PIC18FXXX) is provided in *AN726, "PIC17 CXXX to PIC18CXXX M igration*". This A pplication N ote is available as Literature Number DS00726. NOTES:

# INDEX

Α

A/D	223
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADRESH Register	
ADRESL Register	
Analog Port Pins, Configuring	
Associated Registers	
Calculating the Minimum Required	
Acquisition Time	228
Configuring the Module	227
Conversion Clock (TAD)	229
Conversion Status (GO/DONE Bit)	226
Conversions	231
Converter Characteristics	358
Discharge	231
Operation in Power Managed Modes	230
Selecting and Configuring Acquisition Time	
Special Event Trigger (CCP)	
Special Event Trigger (ECCP)	148
Use of the CCP2 Trigger	232
Absolute Maximum Ratings	
AC (Timing) Characteristics	340
Load Conditions for Device	
Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	341
AC Characteristics	
AC Characteristics Internal RC Accuracy	
AC Characteristics Internal RC Accuracy Access Bank	343
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode	343
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT	343 72 191
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag	343 72 191 191
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register	343 72 191 191 223
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit	343 72 191 191 223 226
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADDWFC	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADDWF ADRESH Register	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADRESH Register ADRESL Register	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWFC ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D.	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWFC ADRESH Register ADRESH Register Analog-to-Digital Converter. See A/D. ANDLW	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDLW ADDWF	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWFC ADRESH Register ADRESH Register Analog-to-Digital Converter. See A/D. ANDLW ANDWF ASSembler	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDLW ANDWF ASSembler MPASM Assembler	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDLW ANDWF ASsembler MPASM Assembler Auto-Wake-up on Sync Break Character	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADDFSR ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDUW MNWF Assembler MPASM Assembler Auto-Wake-up on Sync Break Character	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDULNK ADDWF ADRESH Register ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D. ANDLW ANDWF ASsembler MPASM Assembler Auto-Wake-up on Sync Break Character	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDULNK ADDWF ADBWF ADRESH Register ADRESH Register ADRESH Register ADRESL Register ADRESL Register ADRESL Register ANADWF ANDWF ASSembler MPASM Assembler Auto-Wake-up on Sync Break Character B Bank Select Register (BSR) Baud Rate Generator	
AC Characteristics Internal RC Accuracy Access Bank Mapping with Indexed Literal Offset Mode ACKSTAT ACKSTAT Status Flag ADCON0 <u>Register</u> GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDLNK ADDLW ADDULNK ADDULNK ADDWF ADRSH Register ADRESH Register ADRESH Register ADRESL Register ADRESL Register ANANWF ANDWF ANDWF ASsembler MPASM Assembler Auto-Wake-up on Sync Break Character <b>B</b> Bank Select Register (BSR)	

Block Diagrams	
A/D	
Analog Input Model	227
Baud Rate Generator	
Capture Mode Operation	141
Comparator Analog Input Model	
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	
Compare Mode Operation	
Device Clock	-
Enhanced PWM	149
EUSART Receive	213
EUSART Transmit	211
External Power-on Reset Circuit	
(Slow VDD Power-up)	
Fail-Safe Clock Monitor (FSCM)	
Generic I/O Port	
High/Low-Voltage Detect with External Input	
Interrupt Logic	
MSSP (I <sup>2</sup> C Master Mode)	
MSSP (I <sup>2</sup> C Mode)	170
MSSP (SPI Mode)	161
On-Chip Reset Circuit	
PIC18F2420/2520	
PIC18F4420/4520	11
PLL (HS Mode)	
PORTD and PORTE (Parallel Slave Port)	
PWM Operation (Simplified)	
Reads from Flash Program Memory	
Single Comparator	235
Table Read Operation	73
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	124
Timer1	
Timer1 (16-Bit Read/Write Mode)	
Timer2	
Timer3	
Timer3 (16-Bit Read/Write Mode)	136
Voltage Reference Output Buffer Example	
Watchdog Timer	
BN	
BNC	
BNN	
BNOV .	-
BNZ	278
BOR. See Brown-out Reset.	
BOV	
BRA	
Break Character (12-Bit) Transmit and Receive	216
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	
Detecting	44
Disabling in Sleep Mode	
Software Enabled	
BSF	-
BTFSCBTFSS	
BTG	
BZ	202

BF Status Flag ......191

# С

C Compilers	
MPLAB C17	
MPLAB C18	
MPLAB C30	
CALL	
CALLW	-
Capture (CCP Module)	
Associated Registers	
CCP Pin Configuration	141
CCPRxH:CCPRxL Registers	
Prescaler	
Software Interrupt	
Timer1/Timer3 Mode Selection	
Capture (ECCP Module)	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP Mode and Timer Resources	
CCPRxH Register	
CCPRxL Register	140
Compare Mode. See Compare.	
Interaction of Two CCP Modules	
Module Configuration	
Clock Sources	
Selecting the 31 kHz Source	
Selection Using OSCCON Register	
CLRWDT Code Examples	
16 x 16 Signed Multiply Routine	00
16 x 16 Unsigned Multiply Routine 8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	68
Implementing a Real-Time Clock Using	
a Timer1 Interrupt Service	131
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Loading the SSPBUF (SSPSR) Register	
Reading a Flash Program Memory Word	
Saving Status, WREG and	
BSR Registers in RAM	
Writing to Flash Program Memory	
Code Protection	
COMF	-
Comparator	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	
Operation	
Operation During Sleep	
Outputs	
•	

Reference 235
External Signal 235
Internal Signal 235
Response Time 235
Comparator Specifications 338
Comparator Voltage Reference 239
Accuracy and Error 240
Associated Registers 241
Configuring 239
Connection Considerations240
Effects of a Reset 240
Operation During Sleep240
Compare (CCP Module) 142
Associated Registers 143
CCPRx Register
Pin Configuration142
Software Interrupt 142
Special Event Trigger 137, 142, 232
Timer1/Timer3 Mode Selection
Compare (ECCP Module)
Special Event Trigger 148
Computed GOTO
Configuration Bits
Configuration Register Protection
Context Saving During Interrupts 103
Conversion Considerations
CPFSEQ
CPFSGT
CPFSLT
Crystal Oscillator/Ceramic Resonator 23
D

Data Addressing Modes Comparing Addressing Modes with the	68
Extended Instruction Set Enabled	71
Direct	68
Indexed Literal Offset	
Instructions Affected	70
Indirect	68
Inherent and Literal	68
Data EEPROM	
Code Protection	
Data EEPROM Memory	83
Associated Registers	87
EEADR Register	83
EECON1 and EECON2 Registers	83
Operation During Code-Protect	
Protection Against Spurious Write	86
Reading	85
Using	86
Write Verify	
Writing	85
Data Memory	59
Access Bank	62
and the Extended Instruction Set	70
Bank Select Register (BSR)	
General Purpose Registers	62
Map for PIC18F2420/4420	
Map for PIC18F2520/4520	61
Special Function Registers	63
DAW	
DC and AC Characteristics	
Graphs and Tables	361

DC Characteristics
Power-Down and Supply Current
Supply Voltage
DCFSNZ
DECF
DECFSZ
Demonstration Boards
PICDEM 1
PICDEM 17 321
PICDEM 18R
PICDEM 2 Plus
PICDEM 3
PICDEM 4
PICDEM LIN
PICDEM USB 321
PICDEM.net Internet/Ethernet
Development Support
Device Differences
Device Overview7
Details on Individual Family Members8
Features (table)9
New Core Features7
Other Special Features8
Device Reset Timers45
Oscillator Start-up Timer (OST)45
PLL Lock Time-out45
Power-up Timer (PWRT)45
Time-out Sequence45
Direct Addressing

# Е

Effect on Standard PIC Instructions	14
Effects of Power Managed Modes on	
Various Clock Sources	31
Electrical Characteristics	23
Enhanced Capture/Compare/PWM (ECCP)1	47
Associated Registers1	
Capture and Compare Modes1	48
Capture Mode. See Capture (ECCP Module).	
Outputs and Configuration1	48
Pin Configurations for ECCP11	48
PWM Mode. See PWM (ECCP Module).	
Standard PWM Mode	48
Timer Resources1	48
Enhanced PWM Mode. See PWM (ECCP Module).	
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART). See EUSART.	
Equations	
	28
A/D Acquisition Time2	
	28
A/D Acquisition Time2 A/D Minimum Charging Time2	28
A/D Acquisition Time	28 . 6
A/D Acquisition Time	28 6 11
A/D Acquisition Time	28 6 11 16
A/D Acquisition Time	28 6 11 16 14
A/D Acquisition Time	28 6 11 16 14 12
A/D Acquisition Time	28 6 11 16 14 12 14
A/D Acquisition Time       2         A/D Minimum Charging Time       2         Errata       2         EUSART       2         Asynchronous Mode       2         12-Bit Break Transmit and Receive       2         Associated Registers, Receive       2         Associated Registers, Transmit       2         Auto-Wake-up on Sync Break       2         Receiver       2	28 6 11 16 14 12 14
A/D Acquisition Time       2         A/D Minimum Charging Time       2         Errata       2         EUSART       2         Asynchronous Mode       2         12-Bit Break Transmit and Receive       2         Associated Registers, Receive       2         Associated Registers, Transmit       2         Auto-Wake-up on Sync Break       2	28 6 11 16 14 12 14 13
A/D Acquisition Time       2         A/D Minimum Charging Time       2         Errata       2         EUSART       2         Asynchronous Mode       2         12-Bit Break Transmit and Receive       2         Associated Registers, Receive       2         Associated Registers, Transmit       2         Auto-Wake-up on Sync Break       2         Receiver       2         Setting up 9-Bit Mode with       2	28 6 11 16 14 12 14 13
A/D Acquisition Time       2         A/D Minimum Charging Time       2         Errata       2         EUSART       2         Asynchronous Mode       2         12-Bit Break Transmit and Receive       2         Associated Registers, Receive       2         Associated Registers, Transmit       2         Auto-Wake-up on Sync Break       2         Receiver       2         Setting up 9-Bit Mode with       2         Address Detect       2	28 6 11 16 14 12 14 13
A/D Acquisition Time       2         A/D Minimum Charging Time       2         Errata       2         EUSART       2         Asynchronous Mode       2         12-Bit Break Transmit and Receive       2         Associated Registers, Receive       2         Associated Registers, Transmit       2         Auto-Wake-up on Sync Break       2         Receiver       2         Setting up 9-Bit Mode with       2         Address Detect       2         Transmitter       2	28 .6 11 16 14 12 14 13 13

Baud Rate Generator (BRG)	205
Associated Registers	206
Auto-Baud Rate Detect	209
Baud Rate Error, Calculating	206
Baud Rates, Asynchronous Modes	207
High Baud Rate Select (BRGH Bit)	205
Sampling	205
Synchronous Master Mode	217
Associated Registers, Receive	
Associated Registers, Transmit	218
Reception	219
Transmission	
Synchronous Slave Mode	220
Associated Registers, Receive	
Associated Registers, Transmit	220
Reception	
Transmission	220
Evaluation and Programming Tools	321
Extended Instruction Set	
ADDFSR	310
ADDULNK	310
and Using MPLAB Tools	316
CALLW .	311
Considerations for Use	314
MOVSF	311
MOVSS	312
PUSHL	312
SUBFSR	313
SUBULNK	313
Syntax	309
External Clock Input	24

## F

Fail-Safe Clock Monitor	249, 261
Exiting Operation	261
Interrupts in Power Managed Modes	
POR or Wake from Sleep	
WDT During Oscillator Failure	
Fast Register Stack	
Firmware Instructions	
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	
Operation During Code-Protect	
Reading	
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads and Table Writes	
Write Sequence	
Writing To	
Protection Against Spurious Writes	
Unexpected Termination	
Write Verify	
FSCM. See Fail-Safe Clock Monitor.	
<b>^</b>	

### G

General Call Address Support	184
GOTO	288

# PIC18F2420/2520/4420/4520

### н

Hardware Multiplier	
Introduction	
Operation	
Performance Comparison	89
High/Low-Voltage Detect	243
Applications	246
Associated Registers	247
Characteristics	339
Current Consumption	245
Effects of a Reset	247
Operation	244
During Sleep	
Setup	
Start-up Time	245
Typical Application	246
HLVD. See High/Low-Voltage Detect.	

# I

I/O Ports	105
I <sup>2</sup> C Mode (MSSP)	
Acknowledge Sequence Timing	194
Baud Rate Generator	187
Bus Collision	
During a Repeated Start Condition	198
During a Stop Condition	199
Clock Arbitration	188
Clock Stretching	180
10-Bit Slave Receive Mode (SEN = 1)	180
10-Bit Slave Transmit Mode	
7-Bit Slave Receive Mode (SEN = 1)	180
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP Bit (SEN = 1)	181
Effects of a Reset	195
General Call Address Support	184
I <sup>2</sup> C Clock Rate w/BRG	187
Master Mode	185
Operation	186
Reception	191
Repeated Start Condition Timing	190
Start Condition Timing	189
Transmission	191
Multi-Master Communication, Bus Collision	
and Arbitration	195
Multi-Master Mode	195
Operation	174
Read/Write Bit Information (R/W Bit)17	'4, 175
Registers	
Serial Clock (RC3/SCK/SCL)	175
Slave Mode	174
Addressing	174
Reception	
Transmission	175
Sleep Operation	
Stop Condition Timing	194
ID Locations24	9, 266
INCF	288
INCFSZ	289
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)24	9, 266
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	314
Indexed Literal Offset Mode	
Indirect Addressing	69
INFSNZ	289

Initialization Conditions for all Registers	
Instruction Cycle	
Clocking Scheme	
Instruction Flow/Pipelining	
Instruction Set	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset Mode)	
ADDWFC	
ANDLW ANDWF	
BC	
BCF	
BCF	-
BNC	
BNN	
BNOV	
BNZ	
BOV	-
BRA	-
BSF (Indexed Literal Offset Mode)	315
BTFSC	
BTFSS	
BTG	281
BZ	282
CALL	282
CLRF	283
CLRWDT	283
COMF	284
CPFSEQ	
CPFSGT	285
CPFSLT	285
DAW	
DCFSNZ	
DECF	
DECFSZ	
Extended Instruction Set	
General Format	
GOTO	
INCF	
INCFSZ	
INFSNZ	
IORWF	
MOVF .	
MOVF	
MOVER	
MOVEB	
MOVEV	
MULLW	
MULWF	
NEGF	
NOP	
Opcode Field Descriptions	
POP	
PUSH	
RCALL	
RESET	
RETFIE	
RETLW	
RETURN	
RLCF	299
RLNCF	300

RRCF	300
RRNCF	
-	
SETF	
SETF (Indexed Literal Offset Mode)	
SLEEP	
SUBFWB	
SUBLW	303
SUBWF	303
SUBWFB	304
SWAPF	304
TBLRD	305
TBLWT	
TSTFSZ	
XORLW	
XORWF	
INTCON Registers	
Inter-Integrated Circuit. See I <sup>2</sup> C.	
Internal Oscillator Block	26
Adjustment	
INTIO Modes	
INTOSC Frequency Drift	
INTOSC Output Frequency	
OSCTUNE Register	
PLL in INTOSC Modes	
Internal RC Oscillator	
Use with WDT	
Interrupt Sources	
A/D Conversion Complete	
Capture Complete (CCP)	
Compare Complete (CCP)	
Interrupt-on-Change (RB7:RB4)	
INTn Pin	
PORTB, Interrupt-on-Change	
TMR0	
TMR0 Overflow	
TMR1 Overflow	-
TMR2 to PR2 Match (PWM)	
TMR3 Overflow	
Interrupts	
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	108
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	202
-	
IORWF	
IPR Registers	
L	

LFSR	
Low-Voltage ICSP Programming.	

See Single-Supply ICSP Programming

### Μ

Master Clear (MCLR)	43
Master Synchronous Serial Port (MSSP). See MSSP.	
Memory Organization	53
Data Memory	59
Program Memory	53
Memory Programming Requirements	337
Migration from Baseline to Enhanced Devices	372
Migration from High-End to Enhanced Devices	373
Migration from Mid-Range to Enhanced Devices	373
MOVF	291
MOVFF	292

MOVLB
MOVLW
MOVSF
MOVSS
MOVWF
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 2 In-Circuit Debugger 319
MPLAB ICE 2000 High-Performance
Universal In-Circuit Emulator
MPLAB ICE 4000 High-Performance
Universal In-Circuit Emulator
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
MSSP
ACK Pulse
Control Registers (general)
l <sup>2</sup> C Mode. See l <sup>2</sup> C Mode.
Module Overview
SPI Master/Slave Connection
SPI Mode. See SPI Mode.
SPBUF Register 166
SSPBOF Register
MULLW
MULWF
N
NEGF
NOP
NOP
0
O Oscillator Configuration
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Switching       28
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29         Oscillator, Timer1       127, 137
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29         Oscillator, Timer1       127, 137
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator, Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       125
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator, Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator, Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363         Marking       363
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         NSTIO2       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363         Parallel Slave Port (PSP)       114, 120
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         NCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363         Parallel Slave Port (PSP)       114, 120         Associated Registers       121
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator, Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363         Parallel Slave Port (PSP)       114, 120         Associated Registers       121         CS (Chip Select)       120
O         Oscillator Configuration       23         EC       23         ECIO       23         HS       23         HSPLL       23         Internal Oscillator Block       26         INTIO1       23         LP       23         RC       23         RCIO       23         XT       23         NCIO       23         XT       23         Oscillator Selection       249         Oscillator Start-up Timer (OST)       31, 45         Oscillator Transitions       29         Oscillator, Timer1       127, 137         Oscillator, Timer3       135         P       Packaging Information       363         Parallel Slave Port (PSP)       114, 120         Associated Registers       121

\_ \_ \_ \_ \_

Pin	Functions

MCLR/Vpp/RE3	
OSC1/CLKI/RA7	12, 16
OSC2/CLKO/RA6	12, 16
RA0/AN0	13. 17
RA1/AN1	
RA2/AN2/VREF-/CVREF	
RA3/AN3/VREF+	
RA4/T0CKI/C1OUT	
RA5/AN4/SS/HLVDIN/C2OUT	
RB0/INT0/FLT0/AN12	14, 18
RB1/INT1/AN10	14, 18
RB2/INT2/AN8	14. 18
RB3/AN9/CCP2	,
RB4/KBI0/AN11	
RB5/KBI1/PGM	
RB6/KBI2/PGC	
RB7/KBI3/PGD	
RC0/T1OSO/T13CKI	15, 19
RC1/T1OSI/CCP2	15, 19
RC2/CCP1	
RC2/CCP1/P1A	
	-
RC3/SCK/SCL	
RC4/SDI/SDA	-
RC5/SDO	,
RC6/TX/CK	15, 19
RC7/RX/DT	15, 19
RD0/PSP0	
RD1/PSP1	
RD2/PSP2	
RD3/PSP3	-
RD4/PSP4	
RD5/PSP5/P1B	
RD6/PSP6/P1C	20
RD7/PSP7/P1D	
RE0/RD/AN5	
RE1/WR/AN6	
RE2/CS/AN7	
VDD	
Vss	15, 21
Pinout I/O Descriptions	
PIC18F2420/2520	12
PIC18F4420/4520	
PIR Registers	
PLL Frequency Multiplier	
HSPLL Oscillator Mode	
Use with INTOSC	
POP	
POR. See Power-on Reset.	
PORTA	
Associated Registers	107
LATA Register	
PORTA Register	
-	
TRISA Register	
PORTB	
Associated Registers	
LATB Register	108
PORTB Register	
RB7:RB4 Interrupt-on-Change Flag	
	100
(RBIF Bit)	
TRISB Register	108

PORTC
Associated Registers 113
LATC Register 111
PORTC Register
RC3/SCK/SCL Pin
TRISC Register 111
PORTD
Associated Registers 116
LATD Register 114
Parallel Slave Port (PSP) Function 114
PORTD Register
TRISD Register
PORTE
-
Associated Registers
LATE Register 117
PORTE Register 117
PSP Mode Select (PSPMODE Bit) 114
TRISE Register 117
Power Managed Modes
and A/D Operation
and EUSART Operation
and Multiple Sleep Commands
and PWM Operation159
and SPI Operation169
Clock Transitions and Status Indicators
Effects on Clock Sources 31
Entering
Exiting Idle and Sleep Modes
by Interrupt
by Reset
by WDT Time-out
Without a Start-up Delay 40
Idle Modes
PRI_IDLE
RC_IDLE
SEC_IDLE
Run Modes
PRI_RUN
RC_RUN
SEC_RUN
Selecting
Sleep Mode
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT) 45
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT)
Prescaler
Timer2 150
Prescaler, Timer0 125
Prescaler, Timer2
PRI IDLE Mode
PRI RUN Mode
PRO MATE II Universal Device Programmer
Program Counter
PCL, PCH and PCU Registers54
PCLATH and PCLATU Registers 54

# PIC18F2420/2520/4420/4520

Program Memory
and Extended Instruction Set
Code Protection
Instructions58
Two-Word58
Interrupt Vector53
Look-up Tables56
Map and Stack (diagram)53
Reset Vector
Program Verification and Code Protection
Associated Registers
Programming, Device Instructions
PSP. See Parallel Slave Port.
Pulse-Width Modulation. See PWM (CCP Module)
and PWM (ECCP Module).
PUSH
PUSH and POP Instructions
PUSHL
PWM (CCP Module)
Associated Registers
Auto-Shutdown (CCP1 only)145
CCPR1H:CCPR1L Registers
Duty Cycle 144, 150
Example Frequencies/Resolutions
Period
Setup for PWM Operation145
TMR2 to PR2 Match 144, 149
PWM (ECCP Module)
Direction Change in Full-Bridge
Output Mode154
Effects of a Reset 159
Enhanced PWM Auto-Shutdown
Full-Bridge Application Example154
Full-Bridge Mode
Half-Bridge Mode152
Half-Bridge Output Mode
Applications Example
Operation in Power Managed Modes
Operation with Fail-Safe Clock Monitor
Output Configurations150
Output Relationships (Active-High)
Output Relationships (Active-Low)
Programmable Dead-Band Delay
Setup for PWM Operation159
Start-up Considerations

# Q

Q Clock	. 145,	150

### R

RAM. See Data Memory.	
RBIF Bit	
RC Oscillator	
RCIO Oscillator Mode	
RC_IDLE Mode	
RC_RUN Mode	
RCALL	
RCON Register	
Bit Status During Initialization	
Register File	
Register File Summary	

Registers	
ADCON0 (A/D Control 0) 223	3
ADCON1 (A/D Control 1) 224	
ADCON2 (A/D Control 2) 225	
BAUDCON (Baud Rate Control) 204	4
CCP1CON (Enhanced	
Capture/Compare/PWM Control 1) 147	7
CCPxCON (Standard	
Capture/Compare/PWM Control)	
CMCON (Comparator Control) 233	
CONFIG1H (Configuration 1 High) 250	
CONFIG2H (Configuration 2 High) 252	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG4L (Configuration 4 Low)	
CONFIG5H (Configuration 5 High)	
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	5
CONFIG6L (Configuration 6 Low)	
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	b
CVRCON (Comparator Voltage	~
Reference Control)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCP1AS (ECCP Auto-Shutdown Control)	
EECON1 (Data EEPROM Control 1) 75, 84 HLVDCON (High/Low-Voltage Detect Control) 243	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
IPR1 (Peripheral Interrupt Priority 1)	
IPR1 (Peripheral Interrupt Priority 2)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request (Flag) 1)	
PIR2 (Peripheral Interrupt Request (Flag) 2)	
PWM1CON (PWM Configuration)	
RCON (Reset Control)	
RCSTA (Receive Status and Control)	
SSPCON1 (MSSP Control 1, I <sup>2</sup> C Mode) 172	
SSPCON1 (MSSP Control 1, SPI Mode) 163	3
SSPCON2 (MSSP Control 2, I <sup>2</sup> C Mode) 173	
SSPSTAT (MSSP Status, I <sup>2</sup> C Mode)	1
SSPSTAT (MSSP Status, SPI Mode) 162	
Status	7
STKPTR (Stack Pointer)55	5
T0CON (Timer0 Control) 123	3
T1CON (Timer1 Control) 127	
T2CON (Timer2 Control) 133	3
T3CON (Timer3 Control) 135	5
TRISE (PORTE/PSP Control) 118	
TXSTA (Transmit Status and Control) 202	
WDTCON (Watchdog Timer Control)	9
RESET	
Reset State of Registers 48	
Resets	
Brown-out Reset (BOR) 249	
Oscillator Start-up Timer (OST)	9
Power-on Reset (POR)	9
Power-up Timer (PWRT)249	9

# PIC18F2420/2520/4420/4520

RETFIE	
RETLW	
RETURN	
Return Address Stack	
Return Stack Pointer (STKPTR)	
Revision History	
RLCF	
RLNCF	
RRCF	
RRNCF	

# S

•	
SCK	161
SDI	161
SDO	161
SEC_IDLE Mode	38
SEC_RUN Mode	34
Serial Clock. SCK	
Serial Data In (SDI)	
Serial Data Out (SDO)	
Serial Peripheral Interface. See SPI Mode.	
SETF	301
Single-Supply ICSP Programming.	
Slave Select (SS)	161
Slave Select Synchronization	167
SLEEP	
Sleep	
OSC1 and OSC2 Pin States	31
Sleep Mode	
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Event Trigger. See Compare (ECCP Mode).	
Special Event Trigger. See Compare (ECCP Module).	
Special Features of the CPU	249
Special Function Registers	
Map	
SPI Mode (MSSP)	
Associated Registers	169
Bus Mode Compatibility	
Effects of a Reset	
Enabling SPI I/O	
Master Mode	
Master/Slave Connection	
Operation	
Operation in Power Managed Modes	
Serial Clock	
Serial Data In	
Serial Data Out	-
Slave Mode	
Slave Select	
Slave Select Synchronization	
SPI Clock	
Typical Connection	
<u>SS</u>	
SSPOV	
SSPOV Status Flag	
SSPSTAT Register	-
R/W Bit	1. 175
Stack Full/Underflow Resets	
Standard Instructions	
SUBFSR	
SUBFWB	
SUBLW	

313
303
304
304

# т

Table Pointer Operations (table)	76
Table Reads/Table Writes	56
TBLRD	. 305
TBLWT	. 306
Time-out in Various Situations (table)	45
Timer0	
Associated Registers	
Operation	. 124
Overflow Interrupt	
Prescaler	
Prescaler Assignment (PSA Bit)	
Prescaler Select (T0PS2:T0PS0 Bits)	
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	124
Source Edge Select (T0SE Bit)	
Source Select (TOCS Bit)	
Switching Prescaler Assignment	125
Timer1	120
16-Bit Read/Write Mode	
Associated Registers	
Interrupt	
Operation	
Operation	
Oscillator Layout Considerations	
Overflow Interrupt	. 127
Resetting, Using the CCP	400
Special Event Trigger	
Special Event Trigger (ECCP)	
TMR1H Register	
TMR1L Register	
Use as a Real-Time Clock	
Timer2	
Associated Registers	
Interrupt	
Operation	
Output	
PR2 Register144	
TMR2 to PR2 Match Interrupt 144	
Timer3	
16-Bit Read/Write Mode	
Associated Registers	. 137
Operation	. 136
Oscillator 135	
Overflow Interrupt 135	
Special Event Trigger (CCP)	. 137
TMR3H Register	
TMR3L Register	. 135
Timing Diagrams	
A/D Conversion	. 359
Acknowledge Sequence	. 194
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	
Automatic Baud Rate Calculation	
Auto-Wake-up Bit (WUE) During	
Normal Operation	. 215
Auto-Wake-up Bit (WUE) During Sleep	. 215
······································	

Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Arbitration During Start Condition
Brown-out Reset (BOR)
Bus Collision During a Repeated
Start Condition (Case 1)
Bus Collision During a Repeated
Start Condition (Case 2)
Bus Collision During a Start Condition
(SCL = 0)
Bus Collision During a Stop Condition
(Case 1) 199
Bus Collision During a Stop Condition
(Case 2)199
Bus Collision During Start Condition
(SDA only)196
Bus Collision for Transmit and Acknowledge 195
Capture/Compare/PWM (CCP)
CLKO and I/O
Clock Synchronization
Clock/Instruction Cycle
Example SPI Master Mode (CKE = 0)
Example SPI Master Mode (CKE = 1)
Example SPI Slave Mode (CKE = 0)
External Clock (All Modes except PLL)
Fail-Safe Clock Monitor (FSCM)
First Start Bit Timing
Full-Bridge PWM Output
Half-Bridge PWM Output
High/Low-Voltage Detect Characteristics
High/Low-Voltage Detect Operation
(VDIRMAG = 0)
High/Low-Voltage Detect Operation
(VDIRMAG = 1)
I <sup>2</sup> C Bus Data
I <sup>2</sup> C Bus Start/Stop Bits
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)
I <sup>2</sup> C Master Mode (7-Bit Reception)193
$I^2$ C Slave Mode (10-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)
IC Slave Mode (10-Rit Transmission) 170
I <sup>2</sup> C Slave Mode (10-Bit Transmission)
$I^2C$ Slave Mode (7-bit Reception, SEN = 0)
$I^2C$ Slave Mode (7-bit Reception, SEN = 0)
$ \begin{array}{l} I^2 C \mbox{ Slave Mode (7-bit Reception, SEN = 0) }$
$\begin{array}{l} I^2 C \mbox{ Slave Mode (7-bit Reception, SEN = 0)} & 176 \\ I^2 C \mbox{ Slave Mode (7-Bit Reception, SEN = 1)} & 182 \\ I^2 C \mbox{ Slave Mode (7-Bit Transmission)} &$
$\begin{array}{l} I^2 C \mbox{ Slave Mode (7-bit Reception, SEN = 0) }$
$\begin{split} I^2 C & \text{Slave Mode (7-bit Reception, SEN = 0)} \dots \dots 176\\ I^2 C & \text{Slave Mode (7-Bit Reception, SEN = 1)} \dots \dots 182\\ I^2 C & \text{Slave Mode (7-Bit Transmission)} \dots \dots 177\\ I^2 C & \text{Slave Mode General Call Address}\\ & \text{Sequence (7 or 10-Bit Address Mode)} \dots \dots 184\\ I^2 C & \text{Stop Condition Receive or} \end{split}$
I <sup>2</sup> C Slave Mode (7-bit Reception, SEN = 0)
I <sup>2</sup> C Slave Mode (7-bit Reception, SEN = 0)
I <sup>2</sup> C Slave Mode (7-bit Reception, SEN = 0)
$\begin{split} &  ^2 C \text{ Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ &  ^2 C \text{ Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ &  ^2 C \text{ Slave Mode (7-Bit Transmission)} & \dots & 177 \\ &  ^2 C \text{ Slave Mode General Call Address} \\ & \text{ Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ &  ^2 C \text{ Stop Condition Receive or} \\ & \text{ Transmit Mode} & \dots & 194 \\ & \text{Master SSP I}^2 C \text{ Bus Data} & \dots & 355 \\ & \text{Master SSP I}^2 C \text{ Bus Start/Stop Bits} & \dots & 355 \\ & \text{Parallel Slave Port (PIC18F4420/4520)} & \dots & 348 \\ \end{split}$
$\begin{split} &  ^2 C \text{ Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ &  ^2 C \text{ Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ &  ^2 C \text{ Slave Mode (7-Bit Transmission)} & \dots & 177 \\ &  ^2 C \text{ Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ &  ^2 C \text{ Stop Condition Receive or} & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & &$
$\begin{split} I^2 C & \text{Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ I^2 C & \text{Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ I^2 C & \text{Slave Mode (7-Bit Transmission)} & \dots & 177 \\ I^2 C & \text{Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ I^2 C & \text{Stop Condition Receive or} & & & & & \\ & & & & & & & \\ & & & & & $
$\begin{split} I^2 C & \text{Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ I^2 C & \text{Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ I^2 C & \text{Slave Mode (7-Bit Transmission)} & \dots & 177 \\ I^2 C & \text{Slave Mode General Call Address} & \\ & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ I^2 C & \text{Stop Condition Receive or} & \\ & \text{Transmit Mode} & \dots & 194 \\ \text{Master SSP I}^2 C & \text{Bus Data} & \dots & 355 \\ \text{Master SSP I}^2 C & \text{Bus Start/Stop Bits} & \dots & 355 \\ \text{Parallel Slave Port (PIC18F4420/4520)} & \dots & 348 \\ \text{Parallel Slave Port (PSP) Read} & \dots & 121 \\ \text{Parallel Slave Port (PSP) Write} & \dots & 121 \\ \text{PWM Auto-Shutdown (PRSEN = 0,} \\ \end{split}$
$\begin{split} I^2 C & \text{Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ I^2 C & \text{Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ I^2 C & \text{Slave Mode (7-Bit Transmission)} & \dots & 177 \\ I^2 C & \text{Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ I^2 C & \text{Stop Condition Receive or} & & & & & \\ & & & & & & & \\ & & & & & $
$\begin{split} &  ^2 C \text{ Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ &  ^2 C \text{ Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ &  ^2 C \text{ Slave Mode (7-Bit Transmission)} & \dots & 177 \\ &  ^2 C \text{ Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ &  ^2 C \text{ Stop Condition Receive or} & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & &$
$\begin{split} &  ^2 C \text{ Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ &  ^2 C \text{ Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ &  ^2 C \text{ Slave Mode (7-Bit Transmission)} & \dots & 177 \\ &  ^2 C \text{ Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ &  ^2 C \text{ Stop Condition Receive or} & & & & & & & & \\ & & & & & & & & & & $
$\begin{split} &  ^2 C \text{ Slave Mode (7-bit Reception, SEN = 0)} & \dots & 176 \\ &  ^2 C \text{ Slave Mode (7-Bit Reception, SEN = 1)} & \dots & 182 \\ &  ^2 C \text{ Slave Mode (7-Bit Transmission)} & \dots & 177 \\ &  ^2 C \text{ Slave Mode General Call Address} & \text{Sequence (7 or 10-Bit Address Mode)} & \dots & 184 \\ &  ^2 C \text{ Stop Condition Receive or} & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & &$

PWM Ou	tput	144
	tart Condition	
Reset, W	atchdog Timer (WDT),	
	illator Start-up Timer (OST),	
	er-up Timer (PWRT)	
	ak Character Sequence	
	nchronization	
	e Time (MCLR Tied to VDD,	107
		47
	Rise > TPWRT)	
	e (Master Mode)	
	e (Slave Mode, CKE = 0)	
	e (Slave Mode, CKE = 1)	
	ous Reception	
	ster Mode, SREN)	
	ous Transmission	
	ous Transmission (Through TXEN)	218
Time-out	Sequence on POR w/PLL Enabled	
(MC	LR Tied to VDD)	47
Time-out	Sequence on Power-up	
(MC	LR Not Tied to VDD, Case 1)	
	Sequence on Power-up	
	LR Not Tied to VDD, Case 2)	46
	Sequence on Power-up	
	LR Tied to VDD, VDD Rise < TPWRT) .	46
	nd Timer1 External Clock	
	for Entry to SEC_RUN Mode	
	n for Entry to Sleep Mode	37
	n for Two-Speed Start-up	
	OSC to HSPLL)	
Transitior	n for Wake from Sleep (HSPLL)	37
Transitior	n from RC_RUN Mode to	
PRI	_RUN Mode	36
Transitior	n from SEC_RUN Mode to	
	_RUN Mode (HSPLL)	35
	Timing for Entry to Idle Mode	
	Timing for Wake from	
	to Run Mode	38
	to RC_RUN Mode	
	Synchronous Receive	
		257
	ster/Slave)	
	Synchronous Transmission	057
	ster/Slave)	
	ms and Specifications	
	version Requirements	
	Compare/PWM Requirements	
CLKO an	d I/O Requirements	344
Example	SPI Mode Requirements	
(Ma	ster Mode, CKE = 0)	349
Example	SPI Mode Requirements	
(Ma	ster Mode, CKE = 1)	350
	SPI Mode Requirements	
	ve Mode, CKE = 0)	351
	SPI Mode Requirements	
	ve Mode, CKE = 1)	352
	Clock Requirements	
	Data Requirements (Slave Mode)	
	Start/Stop Bits Requirements	
	ve Mode)	
Master S	SP I <sup>2</sup> C Bus Data Requirements	356
	SP I <sup>2</sup> C Bus Start/Stop Bits	
	uirements	355
	Slave Port Requirements	
(PIC	:18F4420/4520)	348

PLL Clock
Requirements
Timer0 and Timer1 External
Clock Requirements
USART Synchronous Receive Requirements357
USART Synchronous Transmission
Requirements357
Top-of-Stack Access
TRISE Register
PSPMODE Bit 114
TSTFSZ
Two-Speed Start-up249, 260
Two-Word Instructions
Example Cases58
TXSTA Register
BRGH Bit

### ۷

Х

Voltage Reference Specifications	. 338
W	
Watchdog Timer (WDT) 249,	258
Associated Registers	259

DS39631A-page 384

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Fil es a re al so av ailable fo r FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Micr ochip web site is available at the following URL:

#### www.microchip.com

The fil e tran sfer site is av ailable by us ing an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. U sers may dow nload files f or t he late st Development Tools, D ata She ets, App lication N otes, User's Guides, Articles and Sample Programs. A variety of Microchip specific b usiness information is a lso available, including listings of Microchip sales offices, distributors and fac tory rep resentatives. O ther da ta available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system us ers a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada and

1-480-792-7302 for the rest of the world.

042003

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	n: Name		
	Company		
	Address	<u> </u>	
	Telephone: ()	FAX: ()	
Appli	ication (optional):		
Wou	ld you like a reply?YN		
Devi	ce: PIC18F2420/2520/4420/4520	Literature Number: DS39631A	
Ques	stions:		
1. V	What are the best features of this document	t?	
_			
_			
2. H	How does this document meet your hardwa	re and software development needs?	
_			
-			
3. E	B. Do you find the organization of this document easy to follow? If not, why?		
_			
4. V	What additions to the document do you thin	k would enhance the structure and subject?	
	4. What additions to the document do you think would enhance the structure and subject?		
_			
5. V	. What deletions from the document could be made without affecting the overall usefulness?		
_			
_			
6. I	. Is there any incorrect or misleading information (what and where)?		
_			
-			
7. H	7. How would you improve this document?		
_			
_			

# PIC18F2420/2520/4420/4520 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18LF4520-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18LF2420-I/SO = Industrial temp., SOIC</li> </ul>
Device	PIC18F2420/2520 <sup>(1)</sup> , PIC18F4420/4520 <sup>(1)</sup> , PIC18F2420/2520T <sup>(2)</sup> , PIC18F4420/4520T <sup>(2)</sup> ; VoD range 4.2V to 5.5V PIC18LF2420/2520T <sup>(1)</sup> , PIC18LF4420/4520 <sup>(1)</sup> , PIC18LF2420/2520T <sup>(2)</sup> , PIC18LF4420/4520T <sup>(2)</sup> ; VDD range 2.0V to 5.5V	<ul> <li>package, Extended VDD limits.</li> <li>c) PIC18F4420-I/P = Industrial temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E= $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P= PDIP ML = QFN	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=in tape and reel TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: www.microchip.com

#### Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

#### China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, R onggui Town, S hunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F

3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage

91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

# Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

#### Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy

Tel: 39-0331-742611 Fax: 39-0331-466781

### Netherlands

Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340

#### United Kingdom 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/28/04