1. Description

The KIA13N50H N-Channel enhancement mode silicon gate power MOSFET is designed for high voltage, high speed power switching applications such as high efficiency switched mode power supplies, active power factor correction,electronic lamp ballasts based on half bridge topology

2. Features

- $R_{DS(on)}$=0.48Ω @ V_{GS}=10V
- Low gate charge (typical 43nC)
- Fast switching capability
- Avalanche energy specified
- Improved dv/dt capability

3. Pin configuration





Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

4. Absolute maximum ratings

(T_C= 25 ºC , unless otherwise notes)

Parameter		Symbol	Ratings	Units
Drain-source voltage		V_{DSS}	500	V
Gate-source voltage		V_{GSS}	±30	V
Drain current continuous	T_C=25ºC	I_D	13.0	A
	T_C=100ºC		8.0	A
Drain current pulsed (note1)		I_{DP}	52.0	A
Avalanche energy	Repetitive (note1)	E_{AR}	19.5	mJ
	Single pulse (note2)	E_{AS}	860	mJ
Peak diode recovery dv/dt (note 3)		dv/dt	4.5	V/ns
Total power dissipation	T_C=25ºC	P_D	195	W
	derate above 25ºC		1.65	W/ºC
Junction temperature		T_J	+150	ºC
Storage temperature		T_{STG}	-55~+150	ºC

Drain current limited by maximum junction temperature.

5. Thermal characteristics

Parameter	Symbol	Ratings	Units
Thermal resistance,junction-ambient	R_{thJA}	62.5	ºC/W
Thermal resistance,case-to-sink typ.	R_{thCS}	0.5	
Thermal resistance,Junction-case	R_{thJC}	0.64	

6. Electrical characteristics

(T_J=25°C,unless otherwise notes)

Parameter		Symbol	Conditions	Min	Typ	Max	Units
Off characteristics							
Drain-source breakdown voltage		BV_{DSS}	V_{GS}=0V,I_D=250μA	500	-	-	V
Zero gate voltage drain current		I_{DSS}	V_{DS}=500V ,V_{GS}=0V	-	-	1	μA
			V_{DS}=400V ,T_C=125 ºC	-	-	10	μA
Gate-body leakage current	Forward	I_{GSS}	V_{GS}=30V,V_{DS}=0V	-	-	100	nA
	Reverse		V_{GS}=-30V,V_{DS}=0V	-	-	-100	nA
Breakdown voltage temperature coefficient		△BV_{DSS}/△T_J	I_D=250μA	-	0.5	-	V/°C
On characteristics							
Gate threshold voltage		$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=250μA	2.0	-	4.0	V
Static drain-source on-resistance		$R_{DS(on)}$	V_{DS}=10V,I_D=6.5A	-	0.39	0.48	Ω
Dynamic characteristics							
Input capacitance		C_{iss}	V_{DS}=25V,V_{GS}=0V, f=1MHz	-	1580	2055	pF
Output capacitance		C_{oss}		-	180	235	pF
Reverse transfer capacitance		C_{rss}		-	20	25	pF
Switching characteristics							
Turn-on delay time		$t_{d(on)}$	V_{DD}=250V,I_D=13.0A, R_G=25Ω (note4,5)	-	25	60	ns
Rise time		t_r		-	100	210	ns
Turn-off delay time		$t_{d(off)}$		-	130	270	ns
Fall time		t_f		-	100	210	ns
Total gate charge		Q_g	V_{DS}=400V,I_D=13.0A , V_{GS}=10V (note4,5)	-	43	56	nC
Gate-source charge		Q_{gs}		-	7.5	-	nC
Gate-drain charge		Q_{gd}		-	18.5	-	nC
Drain-source diode characteristics							
Drain-source diode forward voltage		V_{SD}	V_{GS}=0V,I_D=13.0A	-	-	1.4	V
Continuous drain-source current		I_{SD}		-	-	13.0	A
Pulsed drain-source current		I_{SM}		-	-	52.0	A
Reverse recovery time		t_{rr}	I_{SD}=13.0A dI$_{SD}$/dt=100A/μs (note4)	-	410	-	ns
Reverse recovery charge		Q_{rr}		-	4.5	-	μC

Note:1Repetitive rating:pulse width limited by maximum junction temperature

2.L=6mH,I_{AS}=13.0A,V_{DD}=50V,R_G=25Ω,staring T_J=25ºC

3.I_{SD}≤13.0A,di/dt≤200A/μs,V_{DD}≤BV_{DSS},staring T_J=25 ºC

4.Pulse test:pulse width≤300μs,duty cycle≤2%

5.Essentially independent of operating temperature

7. Typical Characteristics



Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation with Source Current



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics



Figure 7. Breakdown Voltage Variation vs Temperature



Figure 8. On-Resistance Variation vs Temperature



Figure 9. Maximum Safe Operating Area



Figure 10. Maximum Drain Current vs Case Temperature



Figure 11.Transient Thermal Response Curve