Datasheet4U Logo Datasheet4U.com

74LV165AD - 8-bit parallel-in/serial-out shift register

Download the 74LV165AD datasheet PDF. This datasheet also covers the 74LV165A variant, as both devices belong to the same 8-bit parallel-in/serial-out shift register family and are provided as variant models within a single manufacturer datasheet.

Description

The 74LV165A is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage.

When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously.

Features

  • Wide supply voltage range from 2.0 V to 5.5 V.
  • Synchronous parallel-to-serial.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LV165A-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74LV165AD
Manufacturer Nexperia
File Size 783.86 KB
Description 8-bit parallel-in/serial-out shift register
Datasheet download datasheet 74LV165AD Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LV165 8-bit parallel-in/serial-out shift register Philips
74LV161 Presettable synchronous 4-bit binary counter Philips
74LV163 Presettable synchronous 4-bit binary counter Philips
74LV164 8-bit serial-in/parallel-out shift register Philips
74LV10 Triple 3-input NAND gate Philips

Other Datasheets by Nexperia

Part Number Description
74LV165A 8-bit parallel-in/serial-out shift register
74LV165A-Q100 8-bit parallel-in/serial-out shift register
74LV165APW 8-bit parallel-in/serial-out shift register
74LV165 8-bit parallel-in/serial-out shift register
74LV165-Q100 8-bit parallel-in/serial-out shift register

Full PDF Text Transcription

Click to expand full text
74LV165A 8-bit parallel-in/serial-out shift register Rev. 4 — 28 March 2014 Product data sheet 1. General description The 74LV165A is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously. When input PL is HIGH, data enters the register serially at the input DS. It shifts one place to the right (Q0 Q1 Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the succeeding stage.
Published: |