Datasheet4U Logo Datasheet4U.com

74AXP2G17 - Low-power dual Schmitt trigger

Description

The 74AXP2G17 is a dual Schmitt trigger buffer.

It can transform slowly changing input signals into sharply defined, jitter-free output signals.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V.

Features

  • Wide supply voltage range from 0.7 V to 2.75 V.
  • Low input capacitance; CI = 0.5 pF (typical).
  • Low output capacitance; CO = 1.0 pF (typical).
  • Low dynamic power consumption; CPD = 2.5 pF at VCC = 1.2 V (typical).
  • Low static power consumption; ICC = 0.6 A (85 C maximum).
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-12A.01 (1.1 V to 1.3 V).
  • JESD8-11A.01 (1.4 V to 1.6 V).
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A.01 (2.3 V to 2.7 V).

📥 Download Datasheet

Datasheet preview – 74AXP2G17

Datasheet Details

Part number 74AXP2G17
Manufacturer nexperia
File Size 797.67 KB
Description Low-power dual Schmitt trigger
Datasheet download datasheet 74AXP2G17 Datasheet
Additional preview pages of the 74AXP2G17 datasheet.

📁 Similar Datasheet

  • 74ABT00 - Quad 2-input NAND gate (NXP)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT02 - Quad 2-input NOR gate (NXP)
  • 74ABT04 - Hex inverter (NXP)
  • 74ABT04 - Hex inverter (Philips)
  • 74ABT08 - Quad 2-input AND gate (NXP)
  • 74ABT08 - Quad 2-input AND gate (Philips)
  • 74ABT10 - Triple 3-input NAND gate (NXP)
  • 74ABT125 - Quad buffer (NXP)
  • 74ABT125 - Quad Buffer (Fairchild Semiconductor)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AXP2G17 Low-power dual Schmitt trigger Rev. 1 — 12 November 2015 Poduct data sheet 1. General description The 74AXP2G17 is a dual Schmitt trigger buffer. It can transform slowly changing input signals into sharply defined, jitter-free output signals. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits  Wide supply voltage range from 0.7 V to 2.75 V  Low input capacitance; CI = 0.5 pF (typical)  Low output capacitance; CO = 1.0 pF (typical)  Low dynamic power consumption; CPD = 2.
Published: |