Datasheet4U Logo Datasheet4U.com

74AUP3G04 - Low-power triple inverter

Description

The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer.

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-12 (0.8 V to 1.3 V).
  • JESD8-11 (0.9 V to 1.65 V).
  • JESD8-7 (1.2 V to 1.95 V).
  • JESD8-5 (1.8 V to 2.7 V).
  • JESD8-B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Low static power consump.

📥 Download Datasheet

Datasheet Details

Part number 74AUP3G04
Manufacturer nexperia
File Size 251.21 KB
Description Low-power triple inverter
Datasheet download datasheet 74AUP3G04 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AUP1G00 Low-power 2-input NAND gate NXP Semiconductors
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE Diodes
74AUP1G02 Low-power 2-input NOR gate NXP
74AUP1G02 SINGLE 2 INPUT POSITIVE NOR GATE Diodes
74AUP1G04 Low-power inverter NXP Semiconductors

Other Datasheets by nexperia

Part Number Description
74AUP3G0434 Low-power dual inverter and single buffer
74AUP3G07 Low-power triple buffer
74AUP3G14 Low-power triple Schmitt trigger inverter
74AUP3G16 Low-power triple buffer
74AUP3G17 Low-power triple Schmitt trigger

Full PDF Text Transcription

Click to expand full text
74AUP3G04 Low-power triple inverter Rev. 10 — 15 December 2020 Product data sheet 1. General description The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 0.8 V to 3.6 V • High noise immunity • Complies with JEDEC standards: • JESD8-12 (0.8 V to 1.
Published: |