Datasheet4U Logo Datasheet4U.com

74AUP2G79 - Low-power dual D-type flip-flop

General Description

The 74AUP2G79 provides the dual positive-edge triggered D-type flip-flop.

Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse (nCP).

Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-12 (0.8 V to 1.3 V).
  • JESD8-11 (0.9 V to 1.65 V).
  • JESD8-7 (1.2 V to 1.95 V).
  • JESD8-5 (1.8 V to 2.7 V).
  • JESD8-B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Low static power consump.

📥 Download Datasheet

Datasheet Details

Part number 74AUP2G79
Manufacturer Nexperia
File Size 274.28 KB
Description Low-power dual D-type flip-flop
Datasheet download datasheet 74AUP2G79 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AUP2G79 Low-power dual D-type flip-flop NXP Semiconductors

Other Datasheets by Nexperia

Part Number Description
74AUP2G79-Q100 Low-power dual D-type flip-flop
74AUP2G00 Low-power dual 2-input NAND gate
74AUP2G00-Q100 Low-power dual 2-input NAND gate
74AUP2G02 Low-power dual 2-input NOR gate
74AUP2G04 Low-power dual inverter
74AUP2G04-Q100 Low-power dual inverter
74AUP2G06 Low-power dual inverter
74AUP2G0604 Low-power inverting buffer
74AUP2G07 Low-power dual buffer
74AUP2G08 Low-power dual 2-input AND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev. 11 — 3 December 2020 Product data sheet 1. General description The 74AUP2G79 provides the dual positive-edge triggered D-type flip-flop. Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse (nCP). The nD input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF.