Datasheet4U Logo Datasheet4U.com

74AHCT74BQ - Dual D-type flip-flop

Download the 74AHCT74BQ datasheet PDF. This datasheet also covers the 74AHC74 variant, as both devices belong to the same dual d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Description

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Features

  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • Input levels:.
  • For 74AHC74: CMOS level.
  • For 74AHCT74: TTL level.
  • ESD protection:.
  • HBM EIA/JESD22-A114E exceeds 2000 V.
  • MM EIA/JESD22-A115-A exceeds 200 V.
  • CDM EIA/JESD22-C101C exceeds 1000 V.
  • Multiple package options.
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C 3.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74AHC74-nexperia.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74AHCT74 Dual D-type flip-flop NXP
74AHCT00 Quad 2-input NAND gate NXP
74AHCT00 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHCT00S14 QUADRUPLE 2-INPUT NAND GATES Diodes
74AHCT00T14 QUADRUPLE 2-INPUT NAND GATES Diodes

Other Datasheets by Nexperia

Part Number Description
74AHCT74 Dual D-type flip-flop
74AHCT74-Q100 Dual D-type flip-flop
74AHCT74D Dual D-type flip-flop
74AHCT74PW Dual D-type flip-flop
74AHCT00 Quad 2-input NAND gate

Full PDF Text Transcription

Click to expand full text
74AHC74; 74AHCT74 Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 8 — 22 April 2020 Product data sheet 1. General description The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary outputs (Q and Q). The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse.
Published: |