Datasheet4U Logo Datasheet4U.com

74ABT74D - Dual D-type flip-flop

Download the 74ABT74D datasheet PDF. This datasheet also covers the 74ABT74 variant, as both devices belong to the same dual d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Description

The 74ABT74 is a dual positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs.

Features

  • Supply voltage range from 4.5 V to 5.5 V.
  • BiCMOS high speed and output drive.
  • Direct interface with TTL levels.
  • Power-up 3-state.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up protection exceeds 500 mA per JESD78B class II level A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from -40 °C to +85 °C 3. Ordering information Table 1. Orderi.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74ABT74-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74ABT74D
Manufacturer Nexperia
File Size 222.25 KB
Description Dual D-type flip-flop
Datasheet download datasheet 74ABT74D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ABT74 Dual D-type flip-flop NXP
74ABT00 Quad 2-input NAND gate NXP
74ABT00 Quad 2-input NAND gate Philips
74ABT02 Quad 2-input NOR gate NXP
74ABT04 Hex inverter NXP

Other Datasheets by Nexperia

Part Number Description
74ABT74 Dual D-type flip-flop
74ABT74PW Dual D-type flip-flop
74ABT00 Quad 2-input NAND gate
74ABT04 Hex inverter
74ABT04D Hex inverter

Full PDF Text Transcription

Click to expand full text
74ABT74 Dual D-type flip-flop with set and reset; positive edge-trigger Rev. 3 — 12 October 2020 Product data sheet 1. General description The 74ABT74 is a dual positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Supply voltage range from 4.5 V to 5.
Published: |