SN74SSTUB32864 - 25-BIT CONFIGURABLE REGISTERED BUFFER

Datasheet Summary

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation.

In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads.

In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

1.
2 Member of the Texas Instruments Widebus+™ Family.
Pinout Optimizes DDR2 DIMM PCB Layout.
Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer.
Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption.
Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line.
Supports SSTL_18 Data Inputs.
Differential Clock (CLK and CLK) Inputs.
Supports LVCMOS Switc.

Texas Instruments

Part number	SN74SSTUB32864
Manufacturer	Texas Instruments
File Size	663.57 KB
Description	25-BIT CONFIGURABLE REGISTERED BUFFER
Datasheet	SN74SSTUB32864 Datasheet
Additional preview pages of the SN74SSTUB32864 datasheet.

SN74S1051 - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S1051R - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S1051T - 12-BIT SCHOTTKY BARRIER DIODE BUS TERMINATOR (California Micro Devices)
SN74S350 - 4 Bit Shifter (AMD)
SN74S557 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
SN74S558 - (SN74S557 / SN74S558) 8x8 High Speed Schottky Multipliers (Monolithic Memories)
SN74S74N - Dual D-Type Flip-Flop (ETC)
SN74101 - AND-OR Gate (ETC)
SN74102 - AND Gate (ETC)
SN74103 - Dual J-K Flip-Flop (ETC)

Other Datasheets by Texas Instruments

Click to expand full text

www.ti.

Published: Jul 9, 2024 |