Click to expand full text
D Enable Signal Is SSTL_2 Compatible D Flow-Through Architecture Optimizes PCB
Layout
D Designed for Use With 200 Mbit/s Double
Data-Rate (DDR) SDRAM Applications
D Switch On-State Resistance Is Designed to
Eliminate Series Resistor to DDR SDRAM
D Internal 10-kΩ Pulldown Resistors to
Ground on B Port
D Internal 50-kΩ Pullup Resistor on
Output-Enable Input
D Rail-to-Rail Switching on Data I/O Ports D Ioff Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
SN74CBTLV3857 LOWĆVOLTAGE 10ĆBIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS
SCDS085E − OCTOBER 1998 − REVISED OCTOBER 2003
DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)
VREF 1 A1 2 A2 3 A3 4 A4 5 A5 6 A6 7 A7 8 A8 9 A9 10
A10 11 GND 12
24 VCC 23 OE 22 B1 21 B2 20 B3 19 B4 18 B5 17 B6 16