Datasheet4U Logo Datasheet4U.com

SN74AUP2G126 - LOW-POWER DUAL BUS BUFFER GATE

Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications.

This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life.

Features

  • 1.
  • Available in the Texas Instruments NanoStar™ Package.
  • Low Static-Power Consumption (ICC = 0.9 μA Max).
  • Low Dynamic-Power Consumption (Cpd = 4 pF Typ at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typ).
  • Low Noise.
  • Overshoot and Undershoot.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUP2G125 LOW-POWER DUAL BUS BUFFER GATE
SN74AUP2G14 LOW-POWER DUAL SCHMITT-TRIGGER INVERTER
SN74AUP2G17 LOW-POWER DUAL SCHMITT-TRIGGER BUFFER
SN74AUP2G00 LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
SN74AUP2G00-Q1 LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE

Full PDF Text Transcription

Click to expand full text
SN74AUP2G126 www.ti.com SCES687D – JANUARY 2007 – REVISED DECEMBER 2009 LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS Check for Samples: SN74AUP2G126 FEATURES 1 • Available in the Texas Instruments NanoStar™ Package • Low Static-Power Consumption (ICC = 0.9 μA Max) • Low Dynamic-Power Consumption (Cpd = 4 pF Typ at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typ) • Low Noise – Overshoot and Undershoot <10% of VCC • Input-Disable Feature Allows Floating Input Conditions • Ioff Supports Partial-Power-Down Mode Operation • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation • tpd = 9.9 ns Max at 3.
Published: |