Datasheet4U Logo Datasheet4U.com

SN74AUP1G00 - Low-Power Single 2-Input Positive-NAND Gate

Description

This single 2-input positive-NAND gate performs the Boolean function Y = A × B or Y = A + B in positive logic.

Features

  • 1 ESD Performance Tested Per JESD 22.
  • 2000-V Human-Body Model (A114-B, Class II).
  • 1000-V Charged-Device Model (C101).
  • Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch.
  • Low Static-Power Consumption (ICC = 0.9 µA Max).
  • Low Dynamic-Power Consumption (Cpd = 4 pF Typical at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typical).
  • Low Noise Overshoot and Undershoot.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate
SN74AUP1G04 Low-Power Single Inverter Gate
SN74AUP1G06 Low-Power Single Inverter
SN74AUP1G07 Low-Power Single Buffer/Driver
SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74AUP1G00 SCES604J – SEPTEMBER 2004 – REVISED DECEMBER 2016 SN74AUP1G00 Low-Power Single 2-Input Positive-NAND Gate 1 Features •1 ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114-B, Class II) – 1000-V Charged-Device Model (C101) • Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch • Low Static-Power Consumption (ICC = 0.9 µA Max) • Low Dynamic-Power Consumption (Cpd = 4 pF Typical at 3.3 V) • Low Input Capacitance (Ci = 1.
Published: |