Datasheet4U Logo Datasheet4U.com

SN74AHCT125-Q1 - QUADRUPLE BUS BUFFER GATE

Description

The SN74AHCT125 is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable (OE) input is high.

When OE is low, the respective gate passes the data from the A input to its Y output.

📥 Download Datasheet

Datasheet preview – SN74AHCT125-Q1

Datasheet Details

Part number SN74AHCT125-Q1
Manufacturer Texas Instruments
File Size 363.42 KB
Description QUADRUPLE BUS BUFFER GATE
Datasheet download datasheet SN74AHCT125-Q1 Datasheet
Additional preview pages of the SN74AHCT125-Q1 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74AHCT125-Q1 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCLS508A − JUNE 2003 − REVISED FEBRUARY 2008 D Qualified for Automotive Applications D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D Inputs Are TTL-Voltage Compatible description/ordering information The SN74AHCT125 is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.
Published: |