Datasheet4U Logo Datasheet4U.com

SN74ACT7803 - 512 x 18 CLOCKED FIRST-IN FIRST-OUT MEMORY

Description

67-MHz clock rates and 12-ns access times.

without additional logic.

📥 Download Datasheet

Datasheet preview – SN74ACT7803

Datasheet Details

Part number SN74ACT7803
Manufacturer Texas Instruments
File Size 354.93 KB
Description 512 x 18 CLOCKED FIRST-IN FIRST-OUT MEMORY
Datasheet download datasheet SN74ACT7803 Datasheet
Additional preview pages of the SN74ACT7803 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments
  • SN74ACT7806 - 256 x 18 STROBED FIRST-IN FIRST-OUT MEMORY
  • SN74ACT7813 - 64 x 18 CLOCKED FIRST-IN FIRST-OUT MEMORY
  • SN74ACT7814 - 64 x 18 STROBED FIRST-IN FIRST-OUT MEMORY
  • SN74ACT74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
  • SN74ACT74-EP - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
  • SN74ACT00 - Quadruple 2-Input Positive-NAND Gates
  • SN74ACT00-Q1 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES
  • SN74ACT04 - Hex Inverters

Full PDF Text Transcription

Click to expand full text
SN74ACT7803 512 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS191C – MARCH 1991 – REVISED APRIL 1998 D Member of the Texas Instruments Widebus™ Family DL PACKAGE (TOP VIEW) D Free-Running Read and Write Clocks Can Be Asynchronous or Coincident D Read and Write Operations Synchronized to Independent System Clocks D Input-Ready Flag Synchronized to Write RESET 1 D17 2 D16 3 D15 4 D14 5 56 OE1 55 Q17 54 Q16 53 Q15 52 GND Clock D Output-Ready Flag Synchronized to Read Clock D13 6 D12 7 D11 8 51 Q14 50 VCC 49 Q13 D 512 Words by 18 Bits D Low-Power Advanced CMOS Technology D Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag D Bidirectional Configuration and Width Expansion Without Additional Logic D Fast Access Times of 12 ns With a 50-pF D10 9 VCC 10 D9 11 D8 12 GND 13 D7 1
Published: |