Datasheet4U Logo Datasheet4U.com

SN65LVCP204 - Gigabit 4x4 CROSSPOINT SWITCH

Description

The SN65LVCP204 is a 4×4 non-blocking crosspoint switch in a flow-through pinout that allows for ease in PCB layout.

VML signaling is used to achieve a high-speed data throughput while using low power.

Features

  • 1.
  • Up to 2.5-Gbps Operation.
  • Non-Blocking Architecture Allows Each Output to Be Connected to Any Input.
  • 30 ps of Deterministic Jitter.
  • Selectable Transmit Preemphasis Per Lane.
  • Selectable Receive Equalization.
  • Available Packaging: 48-Pin QFN.
  • Propagation Delay Times: 500 ps Typical.
  • Inputs Electrically Compatible With CML Signal Levels.
  • Operates From a Single 3.3-V Supply.
  • Ability to Place Ouputs in High-Im.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN65004 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65007 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65010 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65012 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65016 One Channel Direct Drive Speech Controller SONiX Technology Company

Other Datasheets by Texas Instruments

Part Number Description
SN65LVCP202 Gigabit 2x2 CROSSPOINT SWITCH
SN65LVCP22 2x2 LVDS CROSSPOINT SWITCH
SN65LVCP23 2x2 LVPECL CROSSPOINT SWITCH
SN65LVCP114 14.2-Gbps Quad 1:2-2:1 Mux Linear-Redriver
SN65LVCP1412 Dual Mode Linear Equalizer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN65LVCP204 www.ti.com ................................................................................................................................................................................................... SLLS913 – MARCH 2009 Gigabit 4 × 4 CROSSPOINT SWITCH FEATURES 1 • Up to 2.5-Gbps Operation • Non-Blocking Architecture Allows Each Output to Be Connected to Any Input • 30 ps of Deterministic Jitter • Selectable Transmit Preemphasis Per Lane • Selectable Receive Equalization • Available Packaging: 48-Pin QFN • Propagation Delay Times: 500 ps Typical • Inputs Electrically Compatible With CML Signal Levels • Operates From a Single 3.
Published: |