Datasheet4U Logo Datasheet4U.com

SN65DSI86-Q1 - MIPI DSI to eDP Bridge

Description

The SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) bridge

Features

  • 1 Embedded DisplayPort™ (eDP™) 1.4 Compliant Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR), 2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2).
  • Implements MIPI® D-PHY Version 1.1 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.02.00.
  • Dual-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1.5 Gbps Per Lane.
  • Supports 18 bpp and 24 bpp DSI Video Packets W.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN65004 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65007 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65010 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65012 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65016 One Channel Direct Drive Speech Controller SONiX Technology Company

Other Datasheets by Texas Instruments

Part Number Description
SN65DSI86 MIPI DSI to eDP Bridge
SN65DSI83 Single-Channel DSI to Single-Link LVDS Bridge
SN65DSI83-Q1 Automotive Single-Channel MIPI DSI to Single-Link LVDS Bridge
SN65DSI84 Single Channel DSI to Dual-Link LVDS Bridge
SN65DSI84-Q1 Automotive Single Channel DSI to Dual-Link LVDS Bridge

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN65DSI86-Q1 SLLSEJ5A – JULY 2014 – REVISED DECEMBER 2015 SN65DSIx6-Q1 MIPI® DSI to eDP™ Bridge 1 Features •1 Embedded DisplayPort™ (eDP™) 1.4 Compliant Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR), 2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2). • Implements MIPI® D-PHY Version 1.1 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.02.00 • Dual-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1.
Published: |