Datasheet4U Logo Datasheet4U.com

SN54AS136 - QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

Download the SN54AS136 datasheet PDF. This datasheet also covers the SN54ALS136 variant, as both devices belong to the same quadruple 2-input exclusive-or gate family and are provided as variant models within a single manufacturer datasheet.

Description

These devices contain four independent Exclusive-OR gates with open-collector outputs.

They perform the Boolean functions Y = A ⊕ B = AB + AB in positive logic.

A common application is a true/complement element.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN54ALS136-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AS10 Triple 3-Input Positive-NAND Gate
SN54AS1000A Quadruple 2-Input Positive-NAND Buffers/Drivers
SN54AS1004A HEX INVERTING Deiver
SN54AS1032A Quadruple 2-Input Positive-OR Buffers/Drivers

Full PDF Text Transcription

Click to expand full text
SN54ALS136, SN54AS136, SN74ALS136, SN74AS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS SDAS162 – MARCH 1984–REVISED OCTOBER 1988 • Package Options include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs • Dependable Texas Instruments Quality and Reliability description These devices contain four independent Exclusive-OR gates with open-collector outputs. They perform the Boolean functions Y = A ⊕ B = AB + AB in positive logic. A common application is a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.
Published: |