Datasheet4U Logo Datasheet4U.com

SN54AHCT574 - Octal Transparent D-Type Latches

Description

The SNx4AHCT574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

5.00 mm × 4.

Features

  • 1 Inputs are TTL-Voltage Compatible.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • On Products Compliant to MIL-PRF-38535, All Parameters are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).
  • 200-V Machine Model (A115-A).
  • 1000-V Charged-Device Model (C101) 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54AHCT573 Octal Transparent D-Type Latches
SN54AHCT540 OCTAL BUFFERS/DRIVERS
SN54AHCT541 OCTAL BUFFERS/DRIVERS
SN54AHCT595 8-Bit Shift Registers
SN54AHCT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54AHCT574, SN74AHCT574 SCLS245M – OCTOBER 1995 – REVISED SEPTEMBER 2014 SNx4AHCT574 Octal Transparent D-Type Latches With 3-State Outputs 1 Features •1 Inputs are TTL-Voltage Compatible • Latch-Up Performance Exceeds 250 mA Per JESD 17 • On Products Compliant to MIL-PRF-38535, All Parameters are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.
Published: |