Datasheet4U Logo Datasheet4U.com

SN54ACT533 - OCTAL TRANSPARENT D-TYPE LATCHES

Description

The ’ACT533 devices are octal transparent D-type latches with 3-state outputs.

When the latch-enable (LE) input is high, the Q outputs follow the complements of the data (D) inputs.

When LE is taken low, the Q outputs are latched at the inverted levels set up at the D inputs.

📥 Download Datasheet

Datasheet preview – SN54ACT533

Datasheet Details

Part number SN54ACT533
Manufacturer Texas Instruments
File Size 259.67 KB
Description OCTAL TRANSPARENT D-TYPE LATCHES
Datasheet download datasheet SN54ACT533 Datasheet
Additional preview pages of the SN54ACT533 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54ACT533, SN74ACT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCAS553C – NOVEMBER 1995 – REVISED OCTOBER 2002 D 4.5-V to 5.5-V VCC Operation D Inputs Accept Voltages to 5.5 V D Max tpd of 11 ns at 5 V D Inputs Are TTL-Voltage Compatible D 3-State Inverting Outputs Drive Bus Lines Directly description/ordering information The ’ACT533 devices are octal transparent D-type latches with 3-state outputs. When the latch-enable (LE) input is high, the Q outputs follow the complements of the data (D) inputs. When LE is taken low, the Q outputs are latched at the inverted levels set up at the D inputs. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state.
Published: |