SN54ACT373 - OCTAL D-TYPE TRANSPARENT LATCHES

Description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	SN54ACT373
Manufacturer	Texas Instruments
File Size	1.56 MB
Description	OCTAL D-TYPE TRANSPARENT LATCHES
Datasheet	SN54ACT373 Datasheet
Additional preview pages of the SN54ACT373 datasheet.

📁 Similar Datasheet

SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS04 - HEX INVERTER (Motorola Inc)
SN54LS05 - HEX INVERTER (Motorola Inc)
SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)

Other Datasheets by Texas Instruments

SN54ACT374 - Octal D-Type Edge-Triggered Flip-Flops
SN54ACT32 - QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN54ACT00 - Quadruple 2-Input Positive-NAND Gates
SN54ACT04 - Hex Inverters
SN54ACT08 - Quadruple 2-Input Positive-AND Gates
SN54ACT10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
SN54ACT11 - TRIPLE 3-INPUT POSITIVE-AND GATE
SN54ACT1284 - 7-BIT BUS INTERFACE

Full PDF Text Transcription

Click to expand full text

SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SCAS544E – OCTOBER 1995 – REVISED OCTOBER 2002 D 4.5-V to 5.5-V VCC Operation D Inputs Accept Voltages to 5.5 V D Max tpd of 10 ns at 5 V D Inputs Are TTL-Voltage Compatible description/ordering information These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs. SN54ACT373 . . .

Published: Aug 1, 2023 |