Datasheet4U Logo Datasheet4U.com

OMAPL138B-EP - DSP+ARM Processor

Features

  • 1.
  • Highlights.
  • C674x Two Level Cache Memory Architecture.
  • Dual Core SoC.
  • 32K-Byte L1P Program RAM/Cache.
  • 345-MHz ARM926EJ-S™ RISC MPU.
  • 32K-Byte L1D Data RAM/Cache.
  • 345-MHz C674x Fixed/Floating-Point VLIW.
  • 256K-Byte L2 Unified Mapped RAM/Cache DSP.
  • Flexible RAM/Cache Partition (L1 and L2).
  • Supports TI’s Basic Secure Boot.
  • Enhanced Direct-Memory-Access Controller 3.
  • Enhanced Dir.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
OMAPL138B-EP www.ti.com SPRS815C – DECEMBER 2011 – REVISED APRIL 2013 OMAPL138B C6-Integra™ DSP+ARM® Processor Check for Samples: OMAPL138B-EP 1 OMAPL138B C6-Integra™ DSP+ARM® Processor 1.
Published: |