Datasheet4U Logo Datasheet4U.com

DS90UH941AS-Q1 Datasheet 2K DSI to FPD-Link III Bridge Serializer

Manufacturer: Texas Instruments

General Description

• AEC-Q100 qualified for automotive applications with the following results: – Device temperature grade 2: −40℃ to +105℃ ambient operating temperature • Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (2048x1536), 2K (2880x1080), WUXGA (1920x1200), or 1080p60 (1920x1080) resolutions with 24-bit color depth • MIPI D-PHY / Display Serial Interface (DSI) receiver provides a high-bandwidth interface to video processor or FPGA – Dual DSI input ports with up to 4 data lanes each – Up to 1.5 Gbps per lane – Superframe with symmetric and asymmetric unpacking capability – ECC and CRC generation – Virtual channel capability • Single and dual FPD-Link III outputs – Single link: up to 105MHz pixel clock – Dual link: up to 210MHz pixel clock • Functional Safety-Capable – Documentation available to aid ISO 26262 system design • Symmetric and asymmetric video splitting • Integrated HDCP v1.4 cipher engine with on-chip key storage 2 Applications The DS90UH941AS-Q1 is a dual DSI to FPD-Link III bridge serializer designed for automotive infotainment applications.

When paired with an FPD-Link III DS90UH940N-Q1, DS90UH948-Q1, DS90UH924-Q1, DS90UH926-Q1, or DS90UH928-Q1 deserializer, the DS90UH941AS-Q1 can supply 1- or 2-lane highspeed serial streams over cost-effective, 50- Ω, single-ended coaxial cables or over 100- Ω, differential shielded twisted-pair (STP) and shielded twisted-quad (STQ) cables.

In response to the rise in number and variance of displays in infotainment systems, the DS90UH941AS-Q1 can support symmetric and asymmetric splitting.

Overview

www.ti.com DS90UH941AS-Q1 SNLS633B – MAY 2019 – RDEVSIS9E0DUJHA9N4U1AARYS2-Q0211 SNLS633B – MAY 2019 – REVISED JANUARY 2021 DS90UH941AS-Q1 2K DSI to FPD-Link III Bridge Serializer with Video Splitting and HDCP.

Key Features

  • 3.