Datasheet4U Logo Datasheet4U.com

CDCV857B - 2.5-V PHASE LOCK LOOP CLOCK DRIVER

Datasheet Summary

Description

The CDCV857B is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, CLK) to 10 differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback clock outputs (FBOUT, FBOUT).

📥 Download Datasheet

Datasheet preview – CDCV857B

Datasheet Details

Part number CDCV857B
Manufacturer Texas Instruments
File Size 271.85 KB
Description 2.5-V PHASE LOCK LOOP CLOCK DRIVER
Datasheet download datasheet CDCV857B Datasheet
Additional preview pages of the CDCV857B datasheet.

📁 Similar Datasheet

  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
  • CDC3207G-C3 - Automotive Controller (Micronas)
  • CDC3257G-C2 - Automotive Controller (Micronas)
  • CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
  • CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
Other Datasheets by Texas Instruments
  • CDCV857BI - 2.5-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCV857A - 2.5-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCV850 - 2.5-V Phase Lock Loop Clock Driver
  • CDCV850I - 2.5-V Phase Lock Loop Clock Driver
  • CDCV855 - 2.5-V PHASE-LOCK LOOP CLOCK DRIVER
  • CDCV855I - 2.5-V PHASE-LOCK LOOP CLOCK DRIVER
  • CDCV304 - 200-MHz General-Purpose Clock Buffer
  • CDCV304-EP - General-Purpose Clock Buffer

Full PDF Text Transcription

Click to expand full text
CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER D Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications D Spread Spectrum Clock Compatible D Operating Frequency: 60 MHz to 200 MHz D Low Jitter (cycle-cycle): ±50 ps D Low Static Phase Offset: ±50 ps D Low Jitter (Period): ±35 ps D Distributes One Differential Clock Input to 10 Differential Outputs SCAS689 − FEBRUARY 2003 D Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low D Operates From Dual 2.
Published: |