Datasheet4U Logo Datasheet4U.com

CD74AC374 - Octal D-Type Flip-Flops

Description

The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

Features

  • SCR-Latch-up-resistant CMOS process and circuit design.
  • Speed of bipolar FAST.
  • /AS/S with significantly reduced power consumption.
  • Balanced propagation delays.
  • AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply.
  • ± 24mA output drive current.
  • Fanout to 15 FAST.
  • ICs.
  • Drives 50ohm transmission lines.
  • 2.

📥 Download Datasheet

📁 Similar Datasheet

  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD746A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD749A - ZENER DIODE (Compensated Deuices)
  • CD749A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD74AC374, CD54AC374, CD54ACT374, CD74ACT374, CD74AC534 SCHS290A – DECEMBER 1998 – REVISED MARCH 2024 CDx4AC374, CDx4ACT374, CD74AC534 Octal D-Type Flip-Flops, 3-State PositiveEdge Triggered 1 Features • SCR-Latch-up-resistant CMOS process and circuit design • Speed of bipolar FAST*/AS/S with significantly reduced power consumption • Balanced propagation delays • AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply • ± 24mA output drive current – Fanout to 15 FAST* ICs – Drives 50ohm transmission lines * 2 Description The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
Published: |