Datasheet4U Logo Datasheet4U.com

CD54HC273F - Octal D-Type Flip-Flop

Download the CD54HC273F datasheet PDF. This datasheet also covers the CD54HC273 variant, as both devices belong to the same octal d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

General Description

The ’HC273 and ’HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology.

They possess the low power consumption of standard CMOS integrated circuits.

Key Features

  • Common clock and asynchronous controller reset.
  • Positive edge triggering.
  • Buffered inputs.
  • Fanout (over temperature range).
  • Standard outputs: 10 LSTTL loads.
  • Bus driver outputs: 15 LSTTL loads.
  • Wide operating temperature range:.
  • 55℃ to 125℃.
  • Balanced propagation delay and transition times.
  • Significant power reduction compared to LSTTL Logic ICs.
  • HC types:.
  • 2 V to 6 V operation.
  • Hi.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CD54HC273-etcTI.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD54HC273, CD74HC273 CD54HCT273, CD74HCT273 SCHS174C – FEBRUARY 1998 – REVISED JANUARY 2022 CDx4HC(T)273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset 1 Features • Common clock and asynchronous controller reset • Positive edge triggering • Buffered inputs • Fanout (over temperature range) – Standard outputs: 10 LSTTL loads – Bus driver outputs: 15 LSTTL loads • Wide operating temperature range: –55℃ to 125℃ • Balanced propagation delay and transition times • Significant power reduction compared to LSTTL Logic ICs • HC types: – 2 V to 6 V operation – High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT types: – 4.5 V to 5.5 V operation – Direct LSTTL input logic compatibility, VIL = 0.