Click to expand full text
D Inputs Are TTL-Voltage Compatible D Generates Either Odd or Even Parity for
Nine Data Lines
D Cascadable for n-Bits Parity D Center-Pin VCC and GND Configurations
Minimize High-Speed Switching Noise
D EPICt (Enhanced-Performance Implanted
CMOS) 1-mm Process
D 500-mA Typical Latch-Up Immunity at
125°C
D Package Options Include Plastic
Small-Outline (D) Packages and Standard Plastic 300-mil DIPs (N)
74ACT11286 9ĆBIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS
SCAS069B − AUGUST 1988 − REVISED APRIL 1996
D OR N PACKAGE (TOP VIEW)
B1 A2 PARITY I/O 3 GND 4 PARITY ERROR 5 XMIT 6 I7
14 C 13 D 12 E 11 VCC 10 F 9G 8H
description
The 74ACT11286 universal 9-bit parity generator/checker features a local output for parity checking and a bus-driving parity I/O port for parity generati