UD61466 - DRAM

Product Overview

ZMD

Part number	UD61466
Manufacturer	ZMD
File Size	200.82 KB
Description	DRAM
Datasheet	UD61466 Datasheet
Additional preview pages of the UD61466 datasheet.

meanwhile LOW leads to a Write cycle.

UD61466 64K x 4 DRAM SCM facilitates faster data operation with predefined row address. Via 8 address inputs the 16 address bits are transmitted into the internal address memories in a time-multiplex operation. The falling RASedge takes over the row address. After the row address hold time the column address can be applied. During the Read cycle the address transfer is not latched by the falling edge at the CAS input, so that the column address must be applied until the data are valid at the ou.

📁 Similar Datasheet

Other Datasheets by ZMD

Published: Mar 6, 2007 |