XC5200 - Field Programmable Gate Arrays

Product Overview

Xilinx

Part number	XC5200
Manufacturer	Xilinx
File Size	568.70 KB
Description	Field Programmable Gate Arrays
Datasheet	XC5200 Datasheet
Additional preview pages of the XC5200 datasheet.

Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”) - Price competitive with Gate Arrays.
System Level Features - System performance beyond 50 MHz - 6 levels of interconnect hierarchy - VersaRing™ I/O Interface for pin-locking - Dedicated carry logic for high-speed arithmetic functions - Cascade chain for wide input functions - Built-in IEEE 1149.1 JTAG bound.

📁 Similar Datasheet

XC5011 - 1mA~200mA Linear Li-Ion Battery Charger (XySemi)
XC5071 - 600mA Linear Li-Ion Battery Charger (XySemi)
XC5102 - 1A Linear Li-Ion Battery Charger (XySemi)
XC56156 - 16bit General Purpose Digital Signal Processor (Freescale Semiconductor)

Other Datasheets by Xilinx

Published: Dec 17, 2017 |