Datasheet4U Logo Datasheet4U.com

XC2V40 - Field-Programmable Gate Arrays

Description

The Virtex-II family is a platform FPGA developed for high performance from low-density to high-density designs that are based on IP cores and customized modules.

Features

  • Industry First Platform FPGA Solution IP-Immersion™ Architecture - Densities from 40K to 8M system gates - 420 MHz internal clock speed (Advance Data) - 840+ Mb/s I/O (Advance Data) SelectRAM™ Memory Hierarchy - 3 Mb of True Dual-Port™ RAM in 18-Kbit block SelectRAM resources - Up to 1.5 Mb of distributed SelectRAM resources - High-performance interfaces to external memory.
  • DDR-SDRAM interface.
  • FCRAM interface.
  • QDR™-SRAM interface.
  • Sigma RAM interface Arit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
XC2005 Position Controller ETC
XC2023 Bidirectional relay driver Xiaocheng
XC2141 ICs for use with Crystal Oscillators Torex Semiconductor
XC2151 CMOS IC Torex Semiconductor
XC2151 ICS FOR USE WITH CRYSTAL OSCILLATORS Torex Semiconductor

Other Datasheets by Xilinx (now AMD)

Part Number Description
XC2V40 (XC2Vxxx) Virtex-II Platform FPGAs: Complete Data Sheet
XC2V4000 (XC2Vxxx) Virtex-II Platform FPGAs: Complete Data Sheet
XC2V1000-4FG456C Field-Programmable Gate Arrays
XC2V1000-4FG456I Field-Programmable Gate Arrays
XC2V1000-5FG456C Field-Programmable Gate Arrays

Full PDF Text Transcription

Click to expand full text
0 R Virtex-II 1.5V Field-Programmable Gate Arrays 0 0 DS031-1 (v1.7) October 2, 2001 Advance Product Specification Summary of Virtex®-II Features • • Industry First Platform FPGA Solution IP-Immersion™ Architecture - Densities from 40K to 8M system gates - 420 MHz internal clock speed (Advance Data) - 840+ Mb/s I/O (Advance Data) SelectRAM™ Memory Hierarchy - 3 Mb of True Dual-Port™ RAM in 18-Kbit block SelectRAM resources - Up to 1.
Published: |