Datasheet4U Logo Datasheet4U.com

VG4616321B - CMOS Synchronous Graphic RAM

Download the VG4616321B datasheet PDF. This datasheet also covers the VG4 variant, as both devices belong to the same cmos synchronous graphic ram family and are provided as variant models within a single manufacturer datasheet.

Description

Table 1.

Pin Description of VG4616321 Type Description Input Clock: CLK is driven by the system clock.

All SGRAM input signals are sampled on the positive edge of CLK.

Features

  • the write per bit and the masked block write functions. By having a programmable Mode register and special mode register, the system can choose the best suitable modes to maximize its performance. These devices are well suited for.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (VG4-616.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number VG4616321B
Manufacturer Vanguard International Semiconductor
File Size 1.35 MB
Description CMOS Synchronous Graphic RAM
Datasheet download datasheet VG4616321B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
VG440 MEMS-BASED VERTICAL GYRO ACEINNA
VG481V1 Hall-effect Speed Sensor Honeywell

Other Datasheets by Vanguard International Semiconductor

Part Number Description
VG4616322B CMOS Synchronous Graphic RAM
VG4632321A 524/288x32x2-Bit CMOS Synchronous Graphic RAM

Full PDF Text Transcription

Click to expand full text
VIS Overview Preliminary VG4616321B/VG4616322B 262,144x32x2-Bit CMOS Synchronous Graphic RAM The VG4616321(2) SGRAM is a high-speed CMOS synchronous graphics RAM containing 16M bits. It is internally configured as a dual 256K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 256K x 32 bit banks is organized as 1024 rows by 256 columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.
Published: |