Datasheet4U Logo Datasheet4U.com

VT83027 - 27MHz/ 3.3V VCXO

Description

The Vaishali VT83027 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer.

The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 13.5 MHz, 14 pF (pull range of 200 ppm) crystal input, and produce a 27 MHz output.

Features

  • =.
  • =.
  • = 3.3V supply operation Low jitter PLL Clock Synthesizer.
  • = Zero ppm synthesis error Uses inexpensive pullable crystal.
  • =.
  • =.
  • = ±12mA drive capability On-chip oscillator with 200 ppm pull range (±100 ppm) 8 pin SOIC package Figure 1. Functional Block Diagram Figure 2. Pin Configuration VDD1 VDD2 VT83027 VIN X2 13.5 MHz Pullable Crystal Load Cap Control Low Phase osc Noise PLL X1 VDD1 Output Buffer CLK1 1 2 3 4 8 7 6 5 X2 GN.

📥 Download Datasheet

Datasheet Details

Part number VT83027
Manufacturer Vaishali Semiconductor
File Size 70.63 KB
Description 27MHz/ 3.3V VCXO
Datasheet download datasheet VT83027 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
VT831R register-free plug-and-play OOK RF receiver Vibration
VT8363 KT133 Athlon North Bridge VIA
VT8363A KT133A AMD ATHLON NORTH BRIDGE VIA
VT8371 Single-Chip North Bridge VIA
VT83CT Dual Element PerkinElmer Optoelectronics

Other Datasheets by Vaishali Semiconductor

Part Number Description
VT83201 3.3V Low Phase Noise VCXO
VT83205 3.3V Low Phase Noise VCXO

Full PDF Text Transcription

Click to expand full text
VT83027 27MHz, 3.3V VCXO (Voltage-Controlled Crystal Oscillator) Applications •= •= Set-top boxes Telecom switching •= •= HDTV MPEG Video clock source General Description The Vaishali VT83027 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer. The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 13.5 MHz, 14 pF (pull range of 200 ppm) crystal input, and produce a 27 MHz output. A 0 to 3V control signal is used to fine tune the output clock frequency in the ±100ppm range. Features •= •= •= 3.3V supply operation Low jitter PLL Clock Synthesizer −= Zero ppm synthesis error Uses inexpensive pullable crystal •= •= •= ±12mA drive capability On-chip oscillator with 200 ppm pull range (±100 ppm) 8 pin SOIC package Figure 1.
Published: |