Datasheet4U Logo Datasheet4U.com

TC74VHCT139AFN - DUAL 2-TO-4 LINE DECODER

Key Features

  • High speed: tpd = 5.0 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 µA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Power down protection is provided on all inputs and outputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low noise: VOLP = 0.8 V (max).
  • Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc. ) 139 type. Note: xxxFN (JEDEC SOP) is not available in.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VHCT139AF/AFN/AFT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHCT139AF,TC74VHCT139AFN,TC74VHCT139AFT Dual 2-to-4 Line Decoder The TC74VHCT139A is an advanced high speed CMOS 2 to 4 LINE DECODER/DEMULTIPLEXER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The active low enable input can be used for gating or it can be used as a data input for demultiplexing applications. When the enable input is held High, all four outputs are fixed at a high logic level independent of the other inputs. The input voltage are compatible with TTL output voltage. This device may be used as a level converter for interfacing 3.3 V to 5 V system.