Datasheet4U Logo Datasheet4U.com

XC25BS7 - PLL Clock Generator

Description

The XC25BS7 series are high frequency, low power consumption PLL clock generator ICs with divider circuit & multiplier PLL circuit.

Laser trimming gives the option of being able to select from input divider ratios (M) of 1 to 256 and output divider ratios (N) of 1 to 256.

Features

  • Input Frequency : 32kHz ~ 36MHz (.
  • 1) Output Frequency : 1MHz ~ 100MHz (fQ0=fCLKin × N/M) (.
  • 1) Output Divider (N) : Selectable from divisions from 1 to 256 (.
  • 1) Input Divider (M) : Selectable from divisions from 1 to 256 (.
  • 1) Operating Voltage Range : 2.50V ~ 5.50V (.
  • 1) Low Power Consumption : CMOS with stand-by function (.
  • 2) (10μA, MAX. when stand-by) Packages : SOT-25, USP-6C Environmentally Friendly :EU RoHS Compliant, Pb Free.
  • 1: The series are s.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
XC2000 Logic Cell Array Families Xilinx
XC2005 Position Controller ETC
XC2018 Logic Cell Array Xilinx
XC2023 Bidirectional relay driver Xiaocheng
XC2064 Designing FPGAs Xilinx

Other Datasheets by Torex Semiconductor

Part Number Description
XC25BS3 CMOS Low Power Consumption
XC25BS5 PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits (For Low Frequency range)
XC25BS5001ML PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits (For Low Frequency range)
XC25BS5001MR PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits (For Low Frequency range)
XC25BS6 Divider Signal Output Clock Generator ICs

Full PDF Text Transcription

Click to expand full text
XC25BS7 Series is Not Recommended for New Designs. XC25BS7 Series PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits ETR1505-009 ■GENERAL DESCRIPTION The XC25BS7 series are high frequency, low power consumption PLL clock generator ICs with divider circuit & multiplier PLL circuit. Laser trimming gives the option of being able to select from input divider ratios (M) of 1 to 256 and output divider ratios (N) of 1 to 256. Output frequency (fQ0) is equal to reference clock oscillation (fCLKin) multiplied by N/M, within a range of 1MHz to 100MHz. Further, frequency within a range of 32kHz to 36MHz can be inputted as a reference clock. The IC stops operation when low level signal is inputted to the CE pin.
Published: |