Datasheet4U Logo Datasheet4U.com

CXL5509P - CMOS-CCD 1H/2H Delay Line for NTSC

Description

The CXL5509M/P is a CMOS-CCD delay line developed for video signal processing.

Usage in conjunction with an external low-pass filter provide 1H and 2H delay signals simultaneously (For NTSC signals).

Features

  • Single power supply (5V).
  • Low power consumption 130mW (Typ. ).
  • Built-in peripheral circuits.
  • Built-in quadruple PLL circuit.
  • For NTSC signals.
  • 1 input and 2 outputs (Outputs for both 1H and 2H delays) Functions.
  • 906-bit (1H) and 1816-bit (2H) CCD register.
  • Clock driver.
  • Auto-bias circuit.
  • Sync tip clamp circuit.
  • Sample-and-hold circuit.
  • Quadruple PLL circuit Structure CMOS-CCD CXL5509M 16.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXL5509M/P CMOS-CCD 1H/2H Delay Line for NTSC Description The CXL5509M/P is a CMOS-CCD delay line developed for video signal processing. Usage in conjunction with an external low-pass filter provide 1H and 2H delay signals simultaneously (For NTSC signals). Features • Single power supply (5V) • Low power consumption 130mW (Typ.
Published: |