Datasheet4U Logo Datasheet4U.com

CXD2093Q - Digital Comb Filter (NTSC)

Description

The CXD2093Q is an adaptive intra-field three lines comb filter for NTSC systems, and can provide high-precision Y/C separation with a single chip.

Features

  • Adaptive intra-field three lines comb filter.
  • For NTSC.
  • Vertical enhancer.
  • Horizontal aperture correction.
  • 8-bit A/D converter (1-channel).
  • 8-bit D/A converter (2-channel).
  • 4× PLL.
  • Sync tip clamp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CXD2011Q Digital Comb Filter Sony
CXD2018AQ Vertical Deflection Processing Sony
CXD2024AQ C-MOS DIGITAL COMB FILTER ETC
CXD2202Q SERVO IC ETC
CXD2408AR Timing Generator for Progressive Scan CCD Image Sensor Sony

Other Datasheets by Sony Semiconductor Solutions

Part Number Description
CXD2027Q DBS Audio Signal Processor
CXD2027R DBS Audio Signal Processor
CXD2043Q Digital Comb Filter (NTSC)
CXD2044Q Digital Comb Filter (NTSC/PAL/PAL-M/PAL-N)
CXD2053AM Auto Wide/ EDTV-II ID Detection/ ID-1 Detection

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXD2093Q Digital Comb Filter (NTSC) Description The CXD2093Q is an adaptive intra-field three lines comb filter for NTSC systems, and can provide high-precision Y/C separation with a single chip. Features • Adaptive intra-field three lines comb filter • For NTSC • Vertical enhancer • Horizontal aperture correction • 8-bit A/D converter (1-channel) • 8-bit D/A converter (2-channel) • 4× PLL • Sync tip clamp Applications Y/C separation for color TVs and VCRs Structure Silicon gate CMOS ICStructure 48 pin QFP (Plastic) Absolute Maximum Ratings (Ta = 25°C, VSS = 0V) • Supply voltage DVDD VSS – 0.5 to +7.0 V DAVD VSS – 0.5 to +7.0 V ADVD VSS – 0.5 to +7.0 V PLVD VSS – 0.5 to +7.0 V CLVD VSS – 0.5 to +7.0 V • Input voltage VI • Output voltage VO • Storage temperature Tstg VSS – 0.5 to VDD + 0.
Published: |