Datasheet4U Logo Datasheet4U.com

SI53361 - LVCMOS Fanout Clock Buffers

This page provides the datasheet information for the SI53361, a member of the SI53360 LVCMOS Fanout Clock Buffers family.

Description

br>

.

.

.

4 2.2 Input Mux

.

.

.

.

.

Features

  • Low additive jitter: 120 fs rms.
  • Built-in LDOs for high PSRR performance.
  • Up to 12 LVCMOS Outputs from LVCMOS inputs.
  • Frequency range: dc to 200 MHz.
  • Multiple configuration options.
  • Dual Bank option.
  • 2:1 Input MUX option.
  • RoHS compliant, Pb-free.
  • Temperature range:.
  • 40 to +85 °C VDD Power Supply Filtering CLK0 CLK1 CLK_SEL 0 1 8 6 6 VDDO (Si53361 only) OEA 8 Outputs Si53360/61 VDDOA OEA 6 Outputs 6.

📥 Download Datasheet

Datasheet preview – SI53361

Datasheet Details

Part number SI53361
Manufacturer Silicon Laboratories
File Size 6.26 MB
Description LVCMOS Fanout Clock Buffers
Datasheet download datasheet SI53361 Datasheet
Additional preview pages of the SI53361 datasheet.

📁 Similar Datasheet

  • Si53361 - LVCMOS Fanout Clock Buffers (Skyworks)
  • Si53360 - LVCMOS Fanout Clock Buffers (Skyworks)
  • Si53362 - LVCMOS Fanout Clock Buffers (Skyworks)
  • Si53365 - LVCMOS Fanout Clock Buffers (Skyworks)
  • Si53301 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
  • Si53302 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
  • Si53303 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
  • Si53304 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
  • Si53305 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
  • Si53306 - Ultra-Low Additive Jitter Fanout Clock Buffers (Skyworks)
Other Datasheets by Silicon Laboratories
  • SI53360 - LVCMOS Fanout Clock Buffers
  • SI53362 - LVCMOS Fanout Clock Buffers
  • SI53365 - 1:8 LOW JITTER CMOS CLOCK BUFFER
  • SI53366 - LVCMOS Fanout Clock Buffers
  • SI533 - DUAL FREQUENCY CRYSTAL OSCILLATOR
  • SI5330 - LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
  • SI53301 - 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
  • SI53302 - 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

Full PDF Text Transcription

Click to expand full text
Si53360/61/62/65 Data Sheet Low-Jitter, LVCMOS Fanout Clock Buffers with up to 12 outputs and Frequency Range from dc to 200 MHz The Si53360/61/62/65 family of LVCMOS fanout buffers is ideal for clock/data distribution and redundant clocking applications. The family utilizes Silicon Labs advanced CMOS technology to fanout clocks from dc to 200 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. Built-in LDOs deliver high PSRR performance and eliminates the need for external components simplifying low jitter clock distribution in noisy environments. The CMOS buffers are available in multiple configurations with 8 outputs (Si53360/61/65), or dual banks of 6 outputs each (Si53362).
Published: |