Click to expand full text
ICs for Communications
Primary Rate Access Clock Generator and Transceiver PRACT PEB 22320 Version 2.1
Data Sheet 04.95
PEB 22320 Revision History Previous Version: Page 10 14 16 17 18 23 24 28 29 31 32, 33
Current Version: 04.95 05.93 Subjects (changes since last revision) Architecture of the PRACT Input Jitter Specification Jitter Attenuator Block Diagram Clock- and Synchronization Table Jitter Attenuation Characteristics Master/Slave Selection Reset Delay Times DC Characteristics Recommended Oscillator Circuits Crystal Tuning Range
Data Classification Maximum Ratings Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.