IS450 Datasheet PDF - Sharp Electrionic Components OPIC LIGHT DETECTOR WITH BULLT-IN SIGNAL PROCESSING CIRCULT FOR LIGHT MODULATION SYSTEM Specs

IS450 - OPIC LIGHT DETECTOR WITH BULLT-IN SIGNAL PROCESSING CIRCULT FOR LIGHT MODULATION SYSTEM

Datasheet Summary

Description

The ICSI IS61SP12832 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors.

It is organized as 131,072 words by 32 bits, fabricated with ICSI's advanced CMOS technology.

Features

Internal self-timed write cycle.
Individual Byte Write Control and Global Write.
Clock controlled, registered address, data and control.
Pentium™ or linear burst sequence control using MODE input.
Three chip enables for simple depth expansion and address pipelining.
Common data inputs and data outputs.
JEDEC 100-Pin LQFP and 119-pin PBGA package.
Single +3.3V, +10%,.
5% power supply.
Power-down snooze mode.

Datasheet Details

Part number	IS450
Manufacturer	Sharp Electrionic Components
File Size	490.19 KB
Description	OPIC LIGHT DETECTOR WITH BULLT-IN SIGNAL PROCESSING CIRCULT FOR LIGHT MODULATION SYSTEM
Datasheet	IS450 Datasheet
Additional preview pages of the IS450 datasheet.

📁 Similar Datasheet

IS45LV44002B - DYNAMIC RAM (Integrated Silicon Solution)

IS45R16160D - 256-MBIT SYNCHRONOUS DRAM (ISSI)

IS45R16320D - 512Mb SDRAM (ISSI)

IS45R16320F - 512Mb SDRAM (ISSI)

IS45R32160D - 512Mb SDRAM (ISSI)

IS45R32160F - 512Mb SDRAM (ISSI)

IS45R83200D - 256-MBIT SYNCHRONOUS DRAM (ISSI)

IS45R86400D - 512Mb SDRAM (ISSI)

IS45R86400F - 512Mb SDRAM (ISSI)

IS45RM16160E - 4M x 16Bits x 4Banks Mobile Synchronous DRAM (ISSI)

Full PDF Text Transcription

Click to expand full text

IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Pentium™ or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Common data inputs and data outputs • JEDEC 100-Pin LQFP and 119-pin PBGA package • Single +3.3V, +10%, –5% power supply • Power-down snooze mode DESCRIPTION The ICSI IS61SP12832 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors. It is organized as 131,072 words by 32 bits, fabricated with ICSI's advanced CMOS technology.

Published: Apr 7, 2005 |