Datasheet4U Logo Datasheet4U.com

LC89950 - 1H Delay Line

Features

  • 5-V single-voltage power supply.
  • Two input and output systems, one each for R-Y and BY signals.
  • Takes a sandcastle pulse (SCP) as the input clock, and converts that to a burst gate pulse (BGP) signal internally.
  • Generates the CCD drive pulses (4 MHz) from the input clock using a PLL circuit.
  • Uses BGP as clamp pulses and clamps the no signal section (back porch) once every horizontal scan period.
  • The output signal is in-phase with the inpu.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LC89052T Digital Audio Interface Receiver Sanyo Semicon Device
LC89052TA-E Digital Audio Interface Receiver Sanyo Semicon Device
LC89057W-VF4A-E Digital Audio Interface Receiver ON Semiconductor
LC89057W-VF4A-E Digital Audio Interface Transceiver Sanyo Semicon Device
LC89058W-E Digital Audio Interface Receiver Sanyo Semicon Device

Other Datasheets by SANYO (now Panasonic)

Part Number Description
LC89901 CMOS Driver IC
LC89901V CMOS Driver IC
LC89902V CMOS Driver
LC8991 NTSC CCD 1H Delay Line
LC89915 NTSC 1H Delay Line

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Ordering number : EN*5440 MOS LSI LC89950 1H Delay Line for PAL Systems Preliminary Overview The LC89950 is an IC that provides 1H delay processing for color difference signals used in PAL and SECAM format TV. The LC89950 has two CCD systems, one for the R-Y and one for the B-Y signal, and drives these CCDs with a 4-MHz clock generated within the IC. It uses a sandcastle-shaped three-value input clock with a 1 H (64 µs) period. • Auto-bias and input clamping circuits • 4-MHz output circuit Package Dimensions unit: mm 3003A-DIP14 [LC89950] Features • 5-V single-voltage power supply • Two input and output systems, one each for R-Y and BY signals • Takes a sandcastle pulse (SCP) as the input clock, and converts that to a burst gate pulse (BGP) signal internally.
Published: |