Datasheet4U Logo Datasheet4U.com

S3P8454 - S3C8454 MICROCONTROLLER

Description

Table 1-1.

P0.7 Pin Type I/O Pin Description Bit programmable port; input or output mode selected by software; normal input or push-pull output with software assignable pull-up (P0.0 P0.3) or pull-down (P0.4

P0.7).

Features

  • CPU.
  • SAM87RC CPU core General I/O Ports.
  • Memory.
  • 1040-byte internal register file 4-Kbyte internal program memory Interrupts.
  • External Interface.
  • 64 Kbyte external data memory 64 Kbyte external program memory area (ROMless) 60 Kbyte external program memory and 4 Kbyte internal program memory.
  • Six edge-driven external interrupts Two level-driven external interrupts Fast interrupt mode processin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
S3P831B 8-Bit CMOS Microcontroller Samsung Electronics
S3PDB100 Three Phase Rectifier Modules Sirectifier Semiconductors
S3PDB130 Three Phase Rectifier Modules Sirectifier Semiconductors
S3PDB180 Three Phase Rectifier Modules Sirectifier Semiconductors
S3PDB200 Three Phase Rectifier Modules Sirectifier Semiconductors

Other Datasheets by Samsung Semiconductor

Part Number Description
S3P8469 S3C8465/C8469 MICROCONTROLLER
S3P8475 S3C8478/C8475 MICROCONTROLLER
S3P8095 S3C8-SERIES MICROCONTROLLERS
S3P80E5 S3C8-SERIES MICROCONTROLLERS
S3P80E7 S3C8-SERIES MICROCONTROLLERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S3C8454/P8454 PRODUCT OVERVIEW 1 PRODUCT OVERVIEW SAM87 RC PRODUCT FAMILY Samsung's new SAM87RC family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Timer/counters with selectable operating modes are included to support real-time operations. Many SAM87RC microcontrollers have an external interface that provides access to external memory and other peripheral devices. The sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to specific interrupt levels.
Published: |