Datasheet4U Logo Datasheet4U.com

S3C8837 - SAM87 family of 8-bit single-chip CMOS microcontrollers

Description

Pin Name P0.0 P0.7 P1.0

P1.1 Pin Type I/O I/O Pin Description General I/O port (8-bit), configurable for digital input or push-pull output.

General I/O port (2-bit), configurable for digital input or n-channel open-drain output.

P1.1 can withstand up to 6-volt loads.

Features

  • include:.
  • Efficient register-oriented architecture.
  • Selectable CPU clock sources.
  • Release by interrupt of Idle and Stop power-down modes.
  • Built-in basic timer circuit with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to specific interrupt levels. S3C8835/C8837/P8837 The S3C.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
S3C831B 8-Bit CMOS Microcontroller Samsung Electronics
S3C852B 8-BIT CMOS MICROCONTROLLERS Samsung
S3C2412 32-BIT CMOS MICROCONTROLLER Samsung
S3C2412X 32-BIT CMOS MICROCONTROLLER Samsung
S3C2413X 32-BIT RISC MICROPROCESSOR Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
S3C8835 SAM87 family of 8-bit single-chip CMOS microcontrollers
S3C880 8-BIT CMOS 8-BIT 8-BIT MICROCONTROLLERS
S3C880A 8-BIT CMOS 8-BIT 8-BIT MICROCONTROLLERS
S3C8847 SAM87 family of 8-bit single-chip CMOS microcontrollers
S3C8849 SAM87 family of 8-bit single-chip CMOS microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S3C8835/C8837/P8837 PRODUCT OVERVIEW 1 PRODUCT OVERVIEW SAM87 PRODUCT FAMILY Samsung's SAM87 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include: — Efficient register-oriented architecture — Selectable CPU clock sources — Release by interrupt of Idle and Stop power-down modes — Built-in basic timer circuit with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to specific interrupt levels.
Published: |