Datasheet4U Logo Datasheet4U.com

S3C8475 - S3C8478/C8475 MICROCONTROLLER

Description

Pin Name P0.0

P0.7 Pin Type I/O Pin Description Nibble-programmable I/O port for Schmitt trigger input or push-pull, open-drain output.

Pull-up resistors are assignable by software.

Bit-programmable I/O port for Schmitt trigger input or push-pull output.

Features

  • CPU.
  • SAM87RC CPU core UART.
  • Memory.
  • 272-byte general purpose register area 8/16K-byte internal program memory A/D Converter.
  • Instruction Set.
  • 79 instructions IDLE and STOP instructions added for power-down modes.
  • Eight analog input pins 10-bit conversion resolution 20 µs conversion time (10 MHz CPU clock) One UART module Full duplex serial I/O interface with three UART modes Buzzer Frequency Output.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
S3C831B 8-Bit CMOS Microcontroller Samsung Electronics
S3C852B 8-BIT CMOS MICROCONTROLLERS Samsung
S3C2412 32-BIT CMOS MICROCONTROLLER Samsung
S3C2412X 32-BIT CMOS MICROCONTROLLER Samsung
S3C2413X 32-BIT RISC MICROPROCESSOR Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
S3C8478 S3C8478/C8475 MICROCONTROLLER
S3C8444 S3C8444 MICROCONTROLLER
S3C8454 S3C8454 MICROCONTROLLER
S3C8465 S3C8465/C8469 MICROCONTROLLER
S3C8469 S3C8465/C8469 MICROCONTROLLER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S3C8478/C8475/P8475 PRODUCT OVERVIEW 1 PRODUCT OVERVIEW SAM87RC PRODUCT FAMILY Samsung's new SAM87RC family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Timer/counters with selectable operating modes are included to support real-time operations. Many SAM87RC microcontrollers have an external interface that provides access to external memory and other peripheral devices. A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to one interrupt level at a time.
Published: |